You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-12-03 - 01:07
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rackcslot1.osadl.org (updated Sat Dec 02, 2023 12:48:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
390799970,91rtkit-daemon0-21swapper/907:06:1811
308226758,6sleep10-21swapper/107:09:071
299226758,6sleep50-21swapper/507:07:467
288526757,7sleep110-21swapper/1107:06:173
284826747,6sleep00-21swapper/007:05:420
36612660,1sleep110-21swapper/1110:45:323
36612660,1sleep110-21swapper/1110:45:313
301926656,7sleep60-21swapper/607:08:118
289426650,13sleep70-21swapper/707:06:259
291226455,6sleep100-21swapper/1007:06:392
310226353,7sleep40-21swapper/407:09:226
299026354,6sleep30-21swapper/307:07:445
288926151,7sleep20-21swapper/207:06:204
5182600,2sleep50-21swapper/511:15:287
37102600,1sleep110-21swapper/1111:20:223
291025845,9sleep80-21swapper/807:06:3710
194912500,1sleep4571ktimersoftd/412:14:226
251272350,0sleep50-21swapper/510:32:367
251272350,0sleep50-21swapper/510:32:357
367199230,22cyclictest0-21swapper/1107:28:433
358399235,13cyclictest0-21swapper/107:55:011
359499223,13cyclictest0-21swapper/309:45:025
360599213,13cyclictest0-21swapper/510:14:557
358399213,12cyclictest0-21swapper/112:20:021
357699214,13cyclictest0-21swapper/009:00:010
364599203,12cyclictest0-21swapper/710:00:019
361299204,12cyclictest0-21swapper/609:40:018
361299203,13cyclictest0-21swapper/612:35:028
359499200,12cyclictest0-21swapper/311:45:135
357699204,12cyclictest0-21swapper/007:50:000
357699203,12cyclictest0-21swapper/010:30:020
357699203,12cyclictest0-21swapper/008:25:000
367199193,13cyclictest0-21swapper/1108:15:013
364599194,12cyclictest0-21swapper/707:25:009
364599193,1cyclictest81rcu_preempt10:48:049
364599193,1cyclictest81rcu_preempt10:48:039
364599193,13cyclictest0-21swapper/710:55:029
364599193,13cyclictest0-21swapper/710:55:019
364599193,11cyclictest0-21swapper/711:10:019
361299193,11cyclictest0-21swapper/609:20:008
360099193,11cyclictest0-21swapper/409:05:026
359499193,12cyclictest0-21swapper/312:15:025
359499193,12cyclictest0-21swapper/310:10:025
359499190,2cyclictest0-21swapper/307:17:415
358399194,11cyclictest0-21swapper/111:50:021
357699194,11cyclictest0-21swapper/012:00:020
357699193,1cyclictest81rcu_preempt11:11:430
357699193,10cyclictest0-21swapper/011:40:010
357699192,1cyclictest81rcu_preempt10:30:550
357699192,1cyclictest81rcu_preempt10:30:550
357699192,1cyclictest81rcu_preempt10:08:530
367199184,10cyclictest0-21swapper/1112:00:023
367199184,10cyclictest0-21swapper/1109:15:013
367199183,11cyclictest0-21swapper/1110:45:023
367199183,11cyclictest0-21swapper/1110:45:013
366499183,11cyclictest0-21swapper/1011:20:022
364599182,1cyclictest81rcu_preempt11:29:589
364599181,1cyclictest81rcu_preempt11:49:209
361299184,10cyclictest0-21swapper/610:50:028
361299184,10cyclictest0-21swapper/610:50:018
360099183,11cyclictest0-21swapper/409:45:026
360099183,11cyclictest0-21swapper/408:50:016
360099183,10cyclictest0-21swapper/409:25:016
359499184,10cyclictest0-21swapper/308:10:015
359499183,11cyclictest0-21swapper/311:25:015
359499180,11cyclictest0-21swapper/310:15:565
359499180,11cyclictest0-21swapper/307:34:245
358399183,11cyclictest0-21swapper/112:20:011
358399183,11cyclictest0-21swapper/112:00:021
358399183,11cyclictest0-21swapper/109:05:001
358399183,11cyclictest0-21swapper/108:00:011
357699183,1cyclictest81rcu_preempt11:49:110
357699183,10cyclictest0-21swapper/008:00:010
357699182,2cyclictest81rcu_preempt07:29:040
357699182,1cyclictest81rcu_preempt08:39:370
357699182,12cyclictest81rcu_preempt07:13:080
367199173,11cyclictest0-21swapper/1112:25:023
367199173,10cyclictest0-21swapper/1112:35:023
367199173,10cyclictest0-21swapper/1108:05:013
365999173,9cyclictest0-21swapper/912:30:0111
365999173,10cyclictest0-21swapper/910:25:0111
365999173,10cyclictest0-21swapper/909:35:0111
365999173,10cyclictest0-21swapper/909:00:0111
364599172,11cyclictest0-21swapper/711:05:029
361299173,11cyclictest0-21swapper/609:30:008
361299173,10cyclictest0-21swapper/608:35:008
361299173,10cyclictest0-21swapper/608:10:018
361299171,14cyclictest0-21swapper/610:20:278
360099173,10cyclictest0-21swapper/411:10:016
360099173,10cyclictest0-21swapper/410:00:006
360099173,10cyclictest0-21swapper/409:00:016
359499177,2cyclictest12053-21sh11:28:455
359499173,11cyclictest0-21swapper/311:45:025
359499173,10cyclictest0-21swapper/309:10:005
359499173,10cyclictest0-21swapper/308:15:005
359499172,7cyclictest0-21swapper/312:09:435
359499170,9cyclictest0-21swapper/310:45:525
359499170,9cyclictest0-21swapper/310:45:515
359499170,9cyclictest0-21swapper/309:51:555
359499170,9cyclictest0-21swapper/308:45:325
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional