You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-15 - 22:12
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackcslot2.osadl.org (updated Tue Jul 15, 2025 12:43:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2580526754,8sleep10-21swapper/107:03:101
2593926352,7sleep00-21swapper/007:04:320
311632460,0sleep10-21swapper/110:58:051
26428993610,0cyclictest0-21swapper/009:03:430
26429993535,0cyclictest0-21swapper/111:20:271
26428993510,24cyclictest0-21swapper/011:54:390
26428993210,19cyclictest0-21swapper/010:21:430
26429993110,4cyclictest0-21swapper/109:09:191
26429992921,2cyclictest15185-21sh09:16:001
2642999290,20cyclictest31329-21df10:17:571
26429992825,1cyclictest0-21swapper/109:30:451
26428992827,0cyclictest7-21ksoftirqd/010:27:440
26429992710,12cyclictest0-21swapper/111:13:041
26428992626,0cyclictest0-21swapper/009:38:590
26428992610,15cyclictest0-21swapper/011:36:550
26428992610,10cyclictest0-21swapper/009:21:400
2642899260,2cyclictest7933-21diskmemload11:14:490
2642899260,21cyclictest0-21swapper/009:12:370
26428992510,10cyclictest0-21swapper/011:19:560
2642999242,5cyclictest0-21swapper/111:44:331
26429992422,1cyclictest3062-21ls12:28:041
2642999240,4cyclictest0-21swapper/111:36:531
26428992420,2cyclictest5228-21sh09:43:270
26428992410,5cyclictest0-21swapper/009:54:510
26428992410,0cyclictest0-21swapper/010:41:320
2642899240,22cyclictest0-21swapper/011:23:500
2642999232,20cyclictest0-21swapper/110:26:181
26429992315,5cyclictest24-21ksoftirqd/111:49:161
26429992315,4cyclictest3870-21apache210:45:311
2642999231,21cyclictest21983-21kworker/u4:112:21:481
26429992310,12cyclictest0-21swapper/107:26:381
2642899234,13cyclictest0-21swapper/009:12:580
26428992322,1cyclictest7-21ksoftirqd/007:17:580
26428992310,6cyclictest0-21swapper/010:57:590
26428992310,6cyclictest0-21swapper/010:53:300
26428992310,4cyclictest0-21swapper/011:40:140
26428992310,1cyclictest0-21swapper/010:07:360
26429992222,0cyclictest3870-21apache211:06:061
26429992217,4cyclictest817-21apache209:50:581
26429992210,5cyclictest0-21swapper/110:17:441
26429992210,4cyclictest0-21swapper/109:18:551
2642999220,17cyclictest0-21swapper/108:57:591
2642899223,15cyclictest0-21swapper/010:49:530
26428992220,1cyclictest0-21swapper/011:04:270
26428992216,5cyclictest168-21systemd-journal07:27:440
26428992216,3cyclictest0-21swapper/012:15:580
26428992212,7cyclictest10613-21rm10:32:520
2642899221,20cyclictest0-21swapper/012:23:340
26428992210,6cyclictest0-21swapper/009:30:050
26428992210,4cyclictest0-21swapper/011:07:470
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional