You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-20 - 06:27

x86 Intel Celeron G3900 @2800 MHz, Linux 5.10.35-rt39 (Profile)

Latency plot of system in rack #c, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot5.osadl.org (updated Fri May 20, 2022 00:43:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3189499280,27cyclictest9949-21meminfo22:20:160
3189599270,26cyclictest14505-21meminfo23:55:151
3189499260,25cyclictest2160-21meminfo22:00:150
3189499260,25cyclictest12484-21meminfo19:40:160
3189599250,24cyclictest22865-21meminfo21:30:171
3189599240,23cyclictest10526-21meminfo19:35:151
3189499240,23cyclictest26775-21meminfo21:40:240
3189499240,23cyclictest18988-21meminfo21:20:150
3189599230,3cyclictest0-21swapper/100:10:161
3189499230,22cyclictest4784-21meminfo23:30:160
31895992220,1cyclictest201rcuc/119:15:001
3189499220,22cyclictest8585-21meminfo19:30:160
3189499220,21cyclictest1839-21meminfo19:15:000
3189499210,20cyclictest7305-21meminfo20:50:160
3189599200,20cyclictest14423-21meminfo19:45:181
3189499200,20cyclictest23545-21meminfo22:55:150
3189499200,19cyclictest32567-21meminfo19:10:160
3189499200,19cyclictest30072-21meminfo00:35:170
3189499190,19cyclictest20258-21meminfo20:00:160
3189599180,17cyclictest5367-21meminfo20:45:161
3189599180,17cyclictest16364-21meminfo19:50:161
3189499180,18cyclictest1461-21meminfo20:35:170
3189499180,17cyclictest22279-21meminfo00:15:150
31895991716,1cyclictest201rcuc/120:40:211
3189599170,17cyclictest22201-21meminfo20:05:191
3189499170,17cyclictest32583-21meminfo21:55:170
3189499170,16cyclictest24247-21meminfo00:20:170
3189599160,16cyclictest21608-21meminfo22:50:161
3189599160,15cyclictest4104-21meminfo22:05:151
3189599160,15cyclictest29379-21meminfo23:10:151
3189599160,15cyclictest28028-21meminfo20:20:151
3189599153,11cyclictest16721-21kworker/u4:222:49:091
3189599152,5cyclictest0-21swapper/122:20:161
3189599150,14cyclictest29966-21meminfo20:25:161
305192152,2sleep00-21swapper/019:05:170
3189599145,1cyclictest131rcu_preempt21:50:091
31895991412,2cyclictest8810-21awk23:40:161
3189599140,1cyclictest0-21swapper/121:48:081
3189599140,14cyclictest9247-21meminfo20:55:161
3189599140,13cyclictest17730-21meminfo22:40:161
3189499140,14cyclictest27441-21meminfo23:05:150
3189499140,13cyclictest31315-21meminfo23:15:140
3189599139,3cyclictest201rcuc/120:30:231
3189599136,4cyclictest0-21swapper/119:20:161
3189599132,6cyclictest27123-21runrttasks00:28:101
3189599132,6cyclictest21-21ksoftirqd/121:35:121
3189599132,10cyclictest0-21swapper/120:10:111
3189599131,6cyclictest14893-21/usr/sbin/munin21:10:151
31895991311,1cyclictest0-21swapper/123:50:161
31895991310,2cyclictest0-21swapper/122:59:041
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional