You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-09 - 09:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot2.osadl.org (updated Fri May 09, 2025 00:45:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
275242222165,46sleep10-21swapper/119:09:231
272002205171,23sleep30-21swapper/319:05:273
254532204170,23sleep20-21swapper/219:05:112
273342203170,22sleep00-21swapper/019:06:540
275732145120,14sleep20-21swapper/219:10:012
119421230,2sleep02786499cyclictest22:45:000
137291610,1ptp4l401ktimersoftd/320:05:003
265752570,5sleep02786499cyclictest22:30:000
35582530,2sleep20-21swapper/221:40:192
2786599481,9cyclictest29071-21cpu22:35:151
2786599461,13cyclictest5662-21ssh20:35:231
2786599450,2cyclictest0-21swapper/120:25:191
137291420,0ptp4l401ktimersoftd/323:45:283
137291420,0ptp4l401ktimersoftd/319:29:483
2786599416,8cyclictest8419-21latency_hist23:00:001
27864994136,3cyclictest16583-21dump-pmu-power22:10:000
27864994136,3cyclictest16583-21dump-pmu-power22:10:000
137291410,0ptp4l401ktimersoftd/300:00:173
27865994033,4cyclictest25-21ksoftirqd/122:30:211
2786599400,14cyclictest14005-21df_inode20:55:181
2786599391,7cyclictest15102-21iostat_ios22:05:201
2786599391,7cyclictest15102-21iostat_ios22:05:201
27864993934,3cyclictest9-21ksoftirqd/019:15:010
27864993934,3cyclictest9-21ksoftirqd/000:30:010
2786599380,8cyclictest3021-21diskstats21:40:151
2786599380,8cyclictest27271-21hddtemp_smartct20:15:161
2786599380,14cyclictest7641-21df21:50:171
27864993833,3cyclictest9-21ksoftirqd/021:40:000
27864993833,3cyclictest9-21ksoftirqd/021:40:000
137291380,0ptp4l401ktimersoftd/320:30:003
27867993731,4cyclictest41-21ksoftirqd/320:24:283
27867993731,4cyclictest41-21ksoftirqd/300:28:543
27866993716,20cyclictest4901-21kworker/2:121:15:302
2786599370,7cyclictest31283-21memory19:15:211
27864993733,3cyclictest9-21ksoftirqd/021:00:000
27864993732,3cyclictest9-21ksoftirqd/023:20:010
27864993732,3cyclictest9-21ksoftirqd/000:10:000
27864993731,4cyclictest9-21ksoftirqd/021:10:060
27864993731,3cyclictest9-21ksoftirqd/021:50:170
137291370,0ptp4l401ktimersoftd/322:05:273
137291370,0ptp4l401ktimersoftd/322:05:273
27867993630,4cyclictest41-21ksoftirqd/319:13:583
27866993630,4cyclictest33-21ksoftirqd/222:56:212
27866993630,4cyclictest33-21ksoftirqd/220:57:512
27866993622,12cyclictest33-21ksoftirqd/222:25:012
27864993630,4cyclictest9-21ksoftirqd/023:14:050
27864993630,4cyclictest9-21ksoftirqd/023:06:270
27864993630,4cyclictest9-21ksoftirqd/023:04:220
27864993630,4cyclictest9-21ksoftirqd/021:06:520
27864993630,4cyclictest9-21ksoftirqd/021:06:520
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional