You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-04-02 - 09:55

x86 Intel Core i9-9900K @3600 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #0, slot #7
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot7.osadl.org (updated Sun Apr 02, 2023 00:45:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1937052192174,8sleep90-21swapper/919:09:1015
1936022188178,7sleep00-21swapper/019:07:560
1936792187167,11sleep80-21swapper/819:08:5314
1934762176151,14sleep50-21swapper/519:06:2411
1935672162142,10sleep30-21swapper/319:07:279
1935382152108,42sleep140-21swapper/1419:07:066
1936352143124,9sleep60-21swapper/619:08:1812
193540214295,45sleep150-21swapper/1519:07:077
8097201250,122pipewire-pulse0-21swapper/119:08:591
1935362110109,0sleep120-21swapper/1219:07:044
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional