You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-10-05 - 03:35
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot7.osadl.org (updated Thu Oct 05, 2023 00:45:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
18943112189167,11sleep50-21swapper/519:08:5911
18943582188182,3sleep80-21swapper/819:09:3314
189493099170149,0cyclictest0-21swapper/1523:45:497
18943592163155,4sleep90-21swapper/919:09:3415
189492499148148,0cyclictest0-21swapper/1323:36:005
18941392140119,11sleep120-21swapper/1219:07:134
9677201310,128pipewire-pulse0-21swapper/1019:05:542
189491999129129,0cyclictest0-21swapper/1219:53:054
189493099125115,10cyclictest0-21swapper/1523:43:187
189492499125124,1cyclictest1745334-1kworker/u33:223:34:265
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional