You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-07 - 16:49

x86 Intel Core i9-9900K @3600 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #0, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot8.osadl.org (updated Wed Jun 07, 2023 12:45:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1622689994250,425cyclictest0-21swapper/1511:25:007
162268199424422,2cyclictest1866149-21turbostat11:44:552
162267799423420,3cyclictest1771356-21turbostat09:55:0113
162266999423422,1cyclictest1789374-21kworker/u32:011:07:591
162266799422419,3cyclictest1798189-21kworker/u32:210:33:500
1622689994210,421cyclictest0-21swapper/1509:45:017
162267799421420,1cyclictest1820927-21turbostat10:50:0013
162266799421418,3cyclictest0-21swapper/008:28:430
162266999420420,0cyclictest0-21swapper/111:36:591
162268999418416,2cyclictest0-21swapper/1511:20:007
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional