You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-03 - 03:48

x86 Intel Core i9-9900K @3600 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #0, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot8.osadl.org (updated Sun Jul 03, 2022 00:45:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3523682994514,10cyclictest3658484-21ThreadPoolForeg21:20:490
352369199430430,0cyclictest0-21swapper/721:26:0513
352369199429429,0cyclictest0-21swapper/721:35:0413
352369199428425,3cyclictest3565259-21turbostat19:55:0013
352370299426425,1cyclictest3579321-21kworker/15:220:24:307
3523702994260,0cyclictest0-21swapper/1519:45:007
352369399426424,1cyclictest3615566-21turbostat20:54:5614
352369599425424,1cyclictest3583316-21kworker/u32:120:26:342
352368799425424,1cyclictest26650irq/127-xhci_hc19:11:5910
352369499422420,2cyclictest0-21swapper/920:14:5515
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional