You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-26 - 19:31

x86 Intel Core i9-9900K @3600 MHz, Linux 5.15.13-rt26 (Profile)

Latency plot of system in rack #0, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot8.osadl.org (updated Thu May 26, 2022 12:45:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2630120994270,1cyclictest0-21swapper/1108:09:563
263012599422421,1cyclictest2666997-21turbostat07:54:547
263012599422420,2cyclictest0-21swapper/1507:15:007
263012599421421,0cyclictest2712424-21turbostat08:44:557
263011599420417,3cyclictest2649267-21turbostat07:29:5913
263012599416412,2cyclictest0-21swapper/1508:05:007
263010999416415,1cyclictest2666845-21kworker/u32:008:08:378
263010499416415,1cyclictest913372-21kworker/u32:407:44:280
263010499416415,1cyclictest2666845-21kworker/u32:008:08:070
263012499414411,2cyclictest0-21swapper/1409:00:006
263011799412412,0cyclictest0-21swapper/908:00:0515
263011799410409,1cyclictest2666845-21kworker/u32:007:58:0515
263012599407404,3cyclictest2744201-21turbostat09:19:567
263012399407402,3cyclictest0-21swapper/1307:24:565
263012599406399,5cyclictest2639790-21turbostat07:24:557
263011599406402,3cyclictest2730946-21turbostat09:00:0013
263011999405402,1cyclictest0-21swapper/1007:24:562
263011599404399,2cyclictest2653690-21turbostat07:34:5913
263012599403396,6cyclictest0-21swapper/1508:29:597
263011799403403,0cyclictest0-21swapper/908:09:4715
263012599400397,2cyclictest2662572-21turbostat07:49:547
263012599400393,5cyclictest0-21swapper/1508:24:597
263011199400396,2cyclictest0-21swapper/407:24:5610
263011599399398,0cyclictest2666997-21turbostat07:49:5913
263012599398396,1cyclictest2694152-21munin-run08:20:007
263011599396395,1cyclictest0-21swapper/708:49:5513
263012599395394,1cyclictest2440284-21kworker/15:108:12:017
263012099395394,1cyclictest2630455-21kworker/u32:208:14:043
263011699395390,2cyclictest0-21swapper/807:24:5514
263012599393392,1cyclictest2440284-21kworker/15:108:07:077
263012299392385,5cyclictest0-21swapper/1207:24:564
263010999389388,1cyclictest2703472-21kworker/u32:008:47:458
263011599388381,4cyclictest2725875-21turbostat08:55:0013
263012599387386,1cyclictest2440284-21kworker/15:107:58:057
263012599385385,0cyclictest2658094-21turbostat07:44:557
263012599382380,2cyclictest2708032-21turbostat08:39:557
263011799382381,1cyclictest2693943-21kworker/u32:108:21:1915
263011599381375,3cyclictest2748602-21turbostat09:20:0113
263011599378378,0cyclictest0-21swapper/709:04:5613
263011599378378,0cyclictest0-21swapper/709:04:5613
263011999373373,0cyclictest0-21swapper/1008:08:372
263012599370368,2cyclictest2658105-21awk07:40:007
263011699370369,1cyclictest0-21swapper/808:07:0714
263012599367367,0cyclictest2725875-21turbostat08:59:567
263012599359356,1cyclictest0-21swapper/1508:35:007
263011599359359,0cyclictest0-21swapper/709:09:5613
263011599359359,0cyclictest0-21swapper/709:09:5513
263010499356355,1cyclictest2680739-21kworker/0:008:53:260
263011199348347,1cyclictest26450irq/127-xhci_hc07:44:5910
263012399347347,0cyclictest0-21swapper/1309:10:145
263011699347346,1cyclictest0-21swapper/807:14:5314
263011399347344,1cyclictest24850irq/126-ahci[0009:00:0012
263011999346346,0cyclictest0-21swapper/1008:47:452
263011599346345,1cyclictest0-21swapper/708:19:5513
263011599346345,1cyclictest0-21swapper/708:09:5513
263011199346345,1cyclictest26450irq/127-xhci_hc09:10:1510
263011199346345,1cyclictest26450irq/127-xhci_hc08:08:0710
263011199344343,1cyclictest26450irq/127-xhci_hc08:14:0410
263012599343340,1cyclictest0-21swapper/1509:15:017
263012599342341,1cyclictest0-21swapper/1507:15:457
263012499341336,3cyclictest2680888-21awk08:04:596
263012299338336,1cyclictest2662584-21awk07:45:004
263012599337333,1cyclictest0-21swapper/1509:05:017
263012599337333,1cyclictest0-21swapper/1509:05:007
263011599337334,2cyclictest2634216-21turbostat07:15:0113
2630120993360,0cyclictest2653701-21perf07:35:003
263011699335335,0cyclictest0-21swapper/807:44:2814
263011599335335,0cyclictest0-21swapper/707:54:5513
263012599334328,6cyclictest0-21swapper/1509:10:017
263012599334328,6cyclictest0-21swapper/1509:10:007
263012399334326,6cyclictest0-21swapper/1308:40:005
263012299334334,0cyclictest0-21swapper/1209:10:144
263011699334331,1cyclictest0-21swapper/809:15:0114
263011599334334,0cyclictest0-21swapper/708:44:5513
263011599334326,6cyclictest2680877-21turbostat08:04:5913
263012299333333,0cyclictest0-21swapper/1208:08:064
263011299333330,1cyclictest0-21swapper/508:05:0011
263010999333330,0cyclictest0-21swapper/207:35:008
263012299332332,0cyclictest0-21swapper/1208:14:054
263011999332326,3cyclictest0-21swapper/1008:40:002
263011399331323,5cyclictest0-21swapper/608:55:0112
263012099329320,7cyclictest0-21swapper/1108:55:013
263012499327323,3cyclictest0-21swapper/1407:24:556
263010499327323,2cyclictest0-21swapper/007:55:000
263011799326323,1cyclictest0-21swapper/907:35:0015
263011199324320,1cyclictest0-21swapper/408:39:5910
263010999323311,9cyclictest0-21swapper/208:55:018
263011299321317,2cyclictest0-21swapper/507:24:5611
263011699320314,3cyclictest0-21swapper/808:40:0014
263010599319317,0cyclictest0-21swapper/108:05:001
263012599318316,2cyclictest2721488-21turbostat08:54:557
263012299318309,8cyclictest0-21swapper/1208:39:594
263011599317313,2cyclictest0-21swapper/707:24:5613
263012599316316,0cyclictest2649267-21turbostat07:34:557
263011599315309,4cyclictest2703619-21turbostat08:29:5913
263011599315306,8cyclictest2698556-21turbostat08:25:0013
263011799313305,6cyclictest0-21swapper/908:55:0115
263011999312305,6cyclictest8960-21Xorg07:10:142
263011199312301,8cyclictest8960-21Xorg07:10:2310
2630104993121,308cyclictest2899106-21meminfo12:00:200
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional