You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-12-09 - 17:31
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot8.osadl.org (updated Mon Dec 09, 2024 12:46:13)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2141386991560,155cyclictest2319183-21meminfo10:10:213
2141374991270,126cyclictest2336281-21meminfo10:25:201
21413829910966,43cyclictest0-21swapper/810:24:4914
2141387998714,72cyclictest2319182-21meminfo10:10:204
214138699860,85cyclictest2154373-21meminfo07:20:193
214138799780,77cyclictest2238276-21meminfo08:45:224
214137499770,76cyclictest2458191-21meminfo12:35:201
214137399770,76cyclictest2427039-21meminfo12:00:200
214137399750,74cyclictest2199109-21meminfo08:05:200
214138599740,73cyclictest2143698-21meminfo07:10:202
214138899730,72cyclictest2431835-21meminfo12:05:195
214138899730,72cyclictest2149597-21meminfo07:15:205
214138699730,72cyclictest2238274-21meminfo08:45:223
214137799720,71cyclictest2253444-21meminfo09:00:2210
214137399720,71cyclictest2147162-21meminfo07:15:010
214138299700,69cyclictest2416636-21meminfo11:50:2314
214137499700,69cyclictest2194315-21meminfo08:00:211
214138899690,68cyclictest2397484-21meminfo11:30:165
214138699690,68cyclictest2223954-21meminfo08:30:253
214138499690,68cyclictest2243043-21meminfo08:50:2215
214138699680,67cyclictest2390288-21meminfo11:20:223
214138499680,67cyclictest2258228-21meminfo09:05:2015
214138499680,67cyclictest2194311-21meminfo08:00:2015
214137699680,67cyclictest2427040-21meminfo12:00:209
214137699680,67cyclictest2421989-21meminfo11:55:259
214137699680,67cyclictest2263039-21meminfo09:10:299
214137599680,67cyclictest2411848-21meminfo11:45:208
214138799670,66cyclictest2346275-21meminfo10:35:224
214138799670,66cyclictest2346275-21meminfo10:35:224
214138499670,66cyclictest2304242-21meminfo09:55:1915
214138299670,66cyclictest2402297-21meminfo11:35:2414
214138299670,66cyclictest2263042-21meminfo09:10:2914
214138099670,66cyclictest2208719-21meminfo08:15:2313
214138099670,66cyclictest2208719-21meminfo08:15:2313
214138099670,66cyclictest2183906-21meminfo07:50:2113
214138099670,66cyclictest2179130-21meminfo07:45:2113
214137899670,66cyclictest2203894-21meminfo08:10:2211
214137899670,66cyclictest2203894-21meminfo08:10:2111
214137699670,66cyclictest2228714-21meminfo08:35:199
214137599670,66cyclictest2416638-21meminfo11:50:238
214137599670,66cyclictest2213491-21meminfo08:20:198
214137599670,66cyclictest2213491-21meminfo08:20:188
214137599670,66cyclictest2164789-21meminfo07:30:208
214137499670,66cyclictest2371121-21meminfo11:00:221
214137399670,66cyclictest2380730-21meminfo11:10:220
214138899660,66cyclictest2441415-21meminfo12:15:215
214138799660,65cyclictest2309312-21meminfo10:00:214
214138699660,65cyclictest2183909-21meminfo07:50:223
214138599660,65cyclictest2371123-21meminfo11:00:242
214138599660,65cyclictest2272579-21meminfo09:20:212
214138099660,65cyclictest2309314-21meminfo10:00:2013
214138099660,65cyclictest2298912-21meminfo09:50:2413
214138099660,65cyclictest2267800-21meminfo09:15:2313
214138099660,65cyclictest2189251-21meminfo07:55:2113
214137999660,65cyclictest2360643-21meminfo10:50:2312
214137999660,65cyclictest2304248-21meminfo09:55:1912
214137999660,65cyclictest2298910-21meminfo09:50:2512
214137899660,65cyclictest2248381-21meminfo08:55:2211
214137799660,65cyclictest2421991-21meminfo11:55:2510
214137699660,65cyclictest2446197-21meminfo12:20:239
214137699660,65cyclictest2355836-21meminfo10:45:209
214137699660,65cyclictest2189253-21meminfo07:55:229
214137599660,65cyclictest2314303-21meminfo10:05:208
214137399660,65cyclictest2446195-21meminfo12:20:230
214137399660,65cyclictest2346273-21meminfo10:35:210
214137399660,65cyclictest2346273-21meminfo10:35:210
214137399660,65cyclictest2159736-21meminfo07:25:190
214138799650,64cyclictest2453396-21meminfo12:30:174
214138699650,64cyclictest2375921-21meminfo11:05:203
214138599650,64cyclictest2385515-21meminfo11:15:242
214138499650,64cyclictest2284544-21meminfo09:35:1915
214138299650,64cyclictest2324946-21meminfo10:15:2114
214138299650,64cyclictest2169566-21meminfo07:35:2114
214138099650,64cyclictest2272578-21meminfo09:20:2013
214138099650,64cyclictest2213492-21meminfo08:20:1813
214138099650,64cyclictest2213492-21meminfo08:20:1813
214138099650,64cyclictest2164792-21meminfo07:30:2013
214137999650,64cyclictest2351064-21meminfo10:40:2212
214137999650,64cyclictest2289345-21meminfo09:40:2212
214137999650,64cyclictest2243044-21meminfo08:50:2112
214137999650,64cyclictest2233487-21meminfo08:40:2112
214137999650,64cyclictest2159741-21meminfo07:25:2012
214137899650,65cyclictest2453394-21meminfo12:30:1611
214137899650,64cyclictest2380732-21meminfo11:10:2311
214137799650,64cyclictest2366060-21meminfo10:55:2210
214137799650,64cyclictest2294115-21meminfo09:45:2010
214137499650,64cyclictest2397482-21meminfo11:30:161
214137499650,64cyclictest2253441-21meminfo09:00:221
214138899640,63cyclictest2330685-21meminfo10:20:225
214138899640,63cyclictest2267798-21meminfo09:15:225
214138799640,63cyclictest2289343-21meminfo09:40:224
214138699640,63cyclictest2355837-21meminfo10:45:203
214138299640,63cyclictest2407074-21meminfo11:40:2414
214138299640,63cyclictest2366062-21meminfo10:55:2114
214137999640,63cyclictest2341475-21meminfo10:30:2012
214137899640,63cyclictest2284546-21meminfo09:35:2011
214137899640,61cyclictest2179129-21meminfo07:45:2011
214137799640,64cyclictest2218884-21meminfo08:25:2110
214138799630,62cyclictest2174347-21meminfo07:40:214
214137999630,62cyclictest2314305-21meminfo10:05:2112
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional