You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-07 - 10:51

x86 Intel Core i9-9900K @3600 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of system in rack #0, slot #8
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot8.osadl.org (updated Wed Jun 07, 2023 00:45:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1740232994290,425cyclictest0-21swapper/1500:20:007
1740219994280,425cyclictest0-21swapper/523:18:1311
1740232994250,425cyclictest0-21swapper/1521:25:007
1740216994230,423cyclictest0-21swapper/321:24:559
174023299421421,0cyclictest0-21swapper/1500:25:007
174023299421421,0cyclictest0-21swapper/1500:24:597
174023299421420,1cyclictest0-21swapper/1521:10:017
174021899421420,1cyclictest0-21swapper/421:04:5510
174021699421418,3cyclictest0-21swapper/320:24:569
174021599421419,1cyclictest0-21swapper/221:01:268
174021999419419,0cyclictest0-21swapper/520:54:5611
174021199419416,3cyclictest0-21swapper/023:59:550
174022699418416,2cyclictest1925547-21turbostat22:39:552
174023299417415,2cyclictest0-21swapper/1519:40:007
174022799417415,2cyclictest1907301-21turbostat22:19:553
174023099416415,1cyclictest2010990-21turbostat00:14:565
174023099416415,1cyclictest1749819-21turbostat19:24:555
174021499416414,2cyclictest1790584-21kworker/u32:420:46:251
174022499414414,0cyclictest0-21swapper/822:09:5614
174021899414413,1cyclictest0-21swapper/420:04:5610
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional