OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of system in rack #0, slot #8

Click here to display the system's profile data or here to proceed to next system.

Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system

Characteristics of the 50 highest latencies:

System rack0slot8.osadl.org (updated Thu Apr 25, 2024 12:46:46)
Delayed (victim)					Switcher (culprit)			Timestamp	CPU
PID	Prio	Total latency (µs)	T^(,W^*) latency (µs)	Cmd	PID	Prio	Cmd	Timestamp	CPU
3511474	99	576	372,71	cyclictest	3560969	-21	kworker/u64:1+events_unbound@ intel_display_power_put_async_work	08:16:08	0
3511474	99	572	368,71	cyclictest	3760500	-21	kworker/u64:2+events_unbound@ intel_display_power_put_async_work	12:13:42	0
3511474	99	571	367,71	cyclictest	3626191	-21	kworker/u64:4+events_unbound@ intel_display_power_put_async_work	09:26:07	0
3511474	99	569	365,71	cyclictest	3463564	-21	kworker/u64:0+events_unbound@ intel_display_power_put_async_work	08:00:54	0
3511484	99	520	424,3	cyclictest	3520606	-21	kworker/u64:4+events_unbound@ intel_display_power_put_async_work	07:53:51	2
3511474	99	508	370,71	cyclictest	3778661	-21	kworker/u64:1+events_unbound@ intel_display_power_put_async_work	12:29:00	0
3511482	99	502	423,3	cyclictest	3663105	-21	kworker/u64:2+events_unbound@ intel_display_power_put_async_work	10:25:22	14
3511478	99	495	420,2	cyclictest	3626191	-21	kworker/u64:4+events_unbound@ intel_display_power_put_async_work	09:20:12	10
3511480	99	494	420,1	cyclictest	3542873	-21	kworker/u64:3+events_unbound@ intel_display_power_put_async_work	09:00:01	12
3511480	99	494	420,1	cyclictest	3542873	-21	kworker/u64:3+events_unbound@ intel_display_power_put_async_work	09:00:01	12
3511478	99	494	421,1	cyclictest	3542873	-21	kworker/u64:3+events_unbound@ intel_display_power_put_async_work	08:50:08	10
3511480	99	493	421,1	cyclictest	3644509	-21	kworker/u64:5+events_unbound@ intel_display_power_put_async_work	10:41:00	12
3511480	99	493	418,2	cyclictest	3685982	-21	kworker/u64:0+events_unbound@ intel_display_power_put_async_work	11:34:18	12
3511484	99	492	419,1	cyclictest	3542873	-21	kworker/u64:3+events_unbound@ intel_display_power_put_async_work	09:14:14	2
3511480	99	489	417,1	cyclictest	3663105	-21	kworker/u64:2+events_unbound@ intel_display_power_put_async_work	10:36:04	12
3511480	99	489	417,1	cyclictest	3644509	-21	kworker/u64:5+events_unbound@ intel_display_power_put_async_work	11:10:02	12
3511480	99	489	417,1	cyclictest	3560969	-21	kworker/u64:1+events_unbound@ intel_display_power_put_async_work	08:04:25	12
3511480	99	487	415,1	cyclictest	3761462	-21	kworker/u64:3+events_unbound@ intel_display_power_put_async_work	11:58:42	12
3511480	99	487	415,1	cyclictest	3761462	-21	kworker/u64:3+events_unbound@ intel_display_power_put_async_work	11:58:42	12
3511480	99	487	415,1	cyclictest	3561264	-21	kworker/u64:5+events_unbound@ intel_display_power_put_async_work	08:31:27	12
3511480	99	487	414,1	cyclictest	3542873	-21	kworker/u64:3+events_unbound@ intel_display_power_put_async_work	08:05:35	12
3511480	99	486	412,2	cyclictest	3644509	-21	kworker/u64:5+events_unbound@ intel_display_power_put_async_work	11:47:06	12
3511480	99	486	412,2	cyclictest	3644509	-21	kworker/u64:5+events_unbound@ intel_display_power_put_async_work	11:47:06	12
3511476	99	482	409,1	cyclictest	3520606	-21	kworker/u64:4+events_unbound@ intel_display_power_put_async_work	09:05:51	8
3511476	99	482	409,1	cyclictest	3520606	-21	kworker/u64:4+events_unbound@ intel_display_power_put_async_work	09:05:50	8
3511486	99	476	403,1	cyclictest	3520606	-21	kworker/u64:4+events_unbound@ intel_display_power_put_async_work	07:23:53	4
3511486	99	473	401,1	cyclictest	3619596	-21	kworker/u64:1+events_unbound@ intel_display_power_put_async_work	09:30:49	4
3511486	99	466	394,1	cyclictest	3774344	-21	kworker/u64:4+events_unbound@ intel_display_power_put_async_work	12:23:36	4
3511479	99	465	392,1	cyclictest	3619596	-21	kworker/u64:1+events_unbound@ intel_display_power_put_async_work	10:27:21	11
3511479	99	461	388,1	cyclictest	3644509	-21	kworker/u64:5+events_unbound@ intel_display_power_put_async_work	10:18:37	11
3511482	99	460	387,1	cyclictest	3605129	-21	kworker/u64:2+events_unbound@ intel_display_power_put_async_work	08:56:14	14
3511482	99	460	387,1	cyclictest	3605129	-21	kworker/u64:2+events_unbound@ intel_display_power_put_async_work	08:56:14	14
3511482	99	459	387,1	cyclictest	3760500	-21	kworker/u64:2+events_unbound@ intel_display_power_put_async_work	12:17:36	14
3511477	99	445	374,1	cyclictest	3502397	-21	kworker/u64:2+events_unbound@ intel_display_power_put_async_work	07:53:53	9
3511482	99	437	437,0	cyclictest	0	-21	swapper/8	10:34:44	14
3511484	99	434	0,433	cyclictest	0	-21	swapper/10	11:32:27	2
3511478	99	433	431,1	cyclictest	0	-21	swapper/4	09:00:02	10
3511478	99	433	431,1	cyclictest	0	-21	swapper/4	09:00:01	10
3511489	99	430	428,1	cyclictest	0	-21	swapper/14	09:00:01	6
3511489	99	430	428,1	cyclictest	0	-21	swapper/14	09:00:01	6
3511476	99	429	428,1	cyclictest	1758	-21	snmpd	11:32:27	8
3511474	99	427	397,22	cyclictest	1281366	-21	kworker/0:0+events@ igb_watchdog_task	07:09:02	0
3511484	99	426	424,1	cyclictest	0	-21	swapper/10	09:00:01	2
3511484	99	426	424,1	cyclictest	0	-21	swapper/10	09:00:01	2
3511474	99	426	411,9	cyclictest	1281366	-21	kworker/0:0+events@ igb_watchdog_task	08:47:51	0
3511478	99	424	0,423	cyclictest	0	-21	swapper/4	07:23:53	10
3511489	99	423	423,0	cyclictest	0	-21	swapper/14	10:41:00	6
3511482	99	423	422,1	cyclictest	0	-21	swapper/8	07:29:26	14
3511489	99	422	422,0	cyclictest	0	-21	swapper/14	07:53:51	6
3511478	99	422	421,0	cyclictest	0	-21	swapper/4	09:30:49	10
^Timer ^*Wakeup (latency=timer+wakeup+contextswitch)


Access: public		Short link to this page
This page was last modified on 2019-05-28 - 00:17