You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-20 - 00:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Fri Apr 19, 2024 12:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2847921580sleep1945550irq/29-eth0_g0_09:44:151
1466621540sleep1945550irq/29-eth0_g0_11:00:371
1466621540sleep1945550irq/29-eth0_g0_11:00:371
20362820sleep0945550irq/29-eth0_g0_12:22:260
174402710sleep0945550irq/29-eth0_g0_11:14:210
945650570irq/30-eth0_g0_2286499cyclictest12:34:390
945650530irq/30-eth0_g0_2286499cyclictest11:17:040
945550530irq/29-eth0_g0_2286499cyclictest09:09:510
945650520irq/30-eth0_g0_2286499cyclictest10:09:490
945650520irq/30-eth0_g0_2286499cyclictest09:29:500
945550520irq/29-eth0_g0_2286499cyclictest12:29:480
945550520irq/29-eth0_g0_2286499cyclictest11:46:420
121510ksoftirqd/1945550irq/29-eth0_g0_12:28:050
945650500irq/30-eth0_g0_2286499cyclictest12:09:400
945550500irq/29-eth0_g0_2286499cyclictest11:34:430
306662500sleep0945650irq/30-eth0_g0_12:06:080
945550490irq/29-eth0_g0_2286499cyclictest07:34:440
945550480irq/29-eth0_g0_2286499cyclictest10:31:120
945550480irq/29-eth0_g0_2286499cyclictest08:54:430
945550470irq/29-eth0_g0_2286499cyclictest11:24:450
945550470irq/29-eth0_g0_2286499cyclictest09:34:470
945550470irq/29-eth0_g0_22256-21taskset07:04:490
945650460irq/30-eth0_g0_2286499cyclictest10:08:390
945650460irq/30-eth0_g0_18832-21df11:19:401
945550460irq/29-eth0_g0_2286499cyclictest12:16:560
182392460sleep0945650irq/30-eth0_g0_08:59:520
121460ksoftirqd/1945650irq/30-eth0_g0_11:06:011
121460ksoftirqd/1945650irq/30-eth0_g0_11:06:011
945650450irq/30-eth0_g0_2286499cyclictest09:53:050
945550450irq/29-eth0_g0_2286499cyclictest09:21:110
945550450irq/29-eth0_g0_2286499cyclictest08:39:500
121450ksoftirqd/1945650irq/30-eth0_g0_09:26:541
945650440irq/30-eth0_g0_2286499cyclictest11:00:160
945650440irq/30-eth0_g0_2286499cyclictest11:00:160
945650440irq/30-eth0_g0_13281-21tail10:54:481
945550440irq/29-eth0_g0_2286499cyclictest10:53:390
945550440irq/29-eth0_g0_2286499cyclictest10:53:390
945550440irq/29-eth0_g0_2286499cyclictest10:40:210
945650430irq/30-eth0_g0_9454-21kworker/1:012:27:371
945650430irq/30-eth0_g0_9454-21kworker/1:012:05:151
945650430irq/30-eth0_g0_9454-21kworker/1:010:13:501
945650430irq/30-eth0_g0_9454-21kworker/1:009:36:221
945650430irq/30-eth0_g0_2286499cyclictest09:59:170
121430ksoftirqd/1945650irq/30-eth0_g0_12:21:571
945650420irq/30-eth0_g0_9454-21kworker/1:011:37:551
121420ksoftirqd/1945650irq/30-eth0_g0_11:30:401
945650410irq/30-eth0_g0_9454-21kworker/1:011:42:051
945650410irq/30-eth0_g0_9454-21kworker/1:010:43:541
945650410irq/30-eth0_g0_9454-21kworker/1:009:15:321
945650410irq/30-eth0_g0_2286499cyclictest11:30:200
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional