You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-10 - 14:07

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #3, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Eltec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack3slot5s.osadl.org (updated Tue Mar 10, 2026 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3168021230sleep1121650irq/29-eth0_g0_10:43:341
121910ksoftirqd/1121750irq/30-eth0_g0_10:45:130
121910ksoftirqd/1121750irq/30-eth0_g0_10:45:130
121890ksoftirqd/1121750irq/30-eth0_g0_10:04:231
121770ksoftirqd/1121750irq/30-eth0_g0_07:22:361
150202750chrt121750irq/30-eth0_g0_09:35:141
313412690sleep1121750irq/30-eth0_g0_08:30:101
313412690sleep1121750irq/30-eth0_g0_08:30:101
92032670sleep1121750irq/30-eth0_g0_11:24:581
317212590sleep0121750irq/30-eth0_g0_10:44:030
223642540sleep1121650irq/29-eth0_g0_12:16:041
121530ksoftirqd/1121650irq/29-eth0_g0_12:23:151
113682530sleep1121750irq/30-eth0_g0_11:31:361
273172520sleep0121650irq/29-eth0_g0_12:36:350
170002520sleep1121650irq/29-eth0_g0_09:44:021
121750480irq/30-eth0_g0_470-21kworker/1:110:13:321
54012460sleep1121750irq/30-eth0_g0_11:08:351
121750460irq/30-eth0_g0_470-21kworker/1:112:02:031
121650460irq/29-eth0_g0_21929-21/usr/sbin/munin07:50:180
121460ksoftirqd/1121750irq/30-eth0_g0_08:55:191
121460ksoftirqd/1121650irq/29-eth0_g0_10:05:160
121650450irq/29-eth0_g0_2029-21runrttasks07:09:030
121650450irq/29-eth0_g0_121ksoftirqd/108:40:171
121450ksoftirqd/1121750irq/30-eth0_g0_11:04:340
116182450sleep0121650irq/29-eth0_g0_09:20:190
323672440sleep1121750irq/30-eth0_g0_10:45:191
323672440sleep1121750irq/30-eth0_g0_10:45:191
186612440sleep0121650irq/29-eth0_g0_12:00:470
121750440irq/30-eth0_g0_470-21kworker/1:109:30:191
121650440irq/29-eth0_g0_14142-21unixbench_multi09:30:200
121440ksoftirqd/1121750irq/30-eth0_g0_12:38:471
121440ksoftirqd/1121750irq/30-eth0_g0_09:19:591
121440ksoftirqd/1121750irq/30-eth0_g0_08:15:190
121440ksoftirqd/1121650irq/29-eth0_g0_07:18:101
121750430irq/30-eth0_g0_470-21kworker/1:111:28:191
121750430irq/30-eth0_g0_470-21kworker/1:110:21:201
121750430irq/30-eth0_g0_470-21kworker/1:110:07:301
121430ksoftirqd/1121750irq/30-eth0_g0_09:50:141
121430ksoftirqd/1121750irq/30-eth0_g0_09:50:141
121430ksoftirqd/1121750irq/30-eth0_g0_09:42:330
121750420irq/30-eth0_g0_470-21kworker/1:112:25:241
121750420irq/30-eth0_g0_470-21kworker/1:111:16:251
121750420irq/30-eth0_g0_470-21kworker/1:110:52:301
121750420irq/30-eth0_g0_121ksoftirqd/111:48:251
121750420irq/30-eth0_g0_121ksoftirqd/111:48:251
121650420irq/29-eth0_g0_121ksoftirqd/112:34:090
121420ksoftirqd/1121750irq/30-eth0_g0_11:07:190
121420ksoftirqd/1121750irq/30-eth0_g0_10:36:160
121750410irq/30-eth0_g0_470-21kworker/1:109:22:591
121650410irq/29-eth0_g0_13-21kworker/0:111:34:340
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional