You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-09-16 - 05:54

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #4, slot #1

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack4slot1s.osadl.org (updated Mon Sep 16, 2024 00:43:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1674921190,2chrt0-21swapper/320:25:213
1674921190,2chrt0-21swapper/320:25:213
12922960,3sleep30-21swapper/300:00:223
12922960,3sleep30-21swapper/300:00:223
301982840,3chrt0-21swapper/321:00:223
21775996948,12cyclictest36350irq/47-eth021:10:110
2177599654,40cyclictest15765-21snmpd23:25:100
2177599654,40cyclictest15765-21snmpd23:25:100
300342610,2chrt30037-21cut23:50:220
300342610,2chrt30037-21cut23:50:220
252772610,2sleep125308-21latency_hist22:15:061
256982600,1sleep10-21swapper/119:25:091
144032560,2sleep30-21swapper/320:20:143
144032560,2sleep30-21swapper/320:20:143
251502530,1sleep10-21swapper/123:40:061
251502530,1sleep10-21swapper/123:40:061
2177599532,2cyclictest0-21swapper/000:00:100
2177599532,2cyclictest0-21swapper/000:00:100
2177599522,3cyclictest0-21swapper/020:10:090
2177599522,3cyclictest0-21swapper/020:10:090
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional