You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-28 - 01:57

x86 Intel Core i5-6440EQ @2700 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #5, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack5slot2.osadl.org (updated Fri Jan 27, 2023 12:44:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
28982216201,11sleep10-21swapper/107:08:291
27912195178,12sleep30-21swapper/307:07:053
27532172156,11sleep00-21swapper/007:06:350
2718210992,12sleep20-21swapper/207:06:092
261692510,0sleep30-21swapper/312:23:543
72602450,0sleep10-21swapper/109:34:401
133582150,0sleep00-21swapper/010:17:160
293772130,0sleep00-21swapper/012:05:300
90242100,0sleep10-21swapper/107:20:011
161062100,0sleep10-21swapper/110:39:111
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional