You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-06 - 07:16

x86 Intel Core i5-6440EQ @2700 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #5, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack5slot2.osadl.org (updated Mon Feb 06, 2023 00:44:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
56552188171,12sleep00-21swapper/019:06:370
57752185168,12sleep10-21swapper/119:08:091
58652169150,14sleep30-21swapper/319:09:213
584729780,12sleep20-21swapper/219:09:072
83222530,0sleep30-21swapper/323:43:203
60919961,3cyclictest0-21swapper/319:50:123
60919960,1cyclictest20221-21sed22:15:263
60919955,0cyclictest8631-21kworker/3:021:05:193
60919955,0cyclictest8631-21kworker/3:020:31:463
60919955,0cyclictest8631-21kworker/3:019:35:463
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional