You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-03 - 04:34

x86 Intel Core i5-6440EQ @2700 MHz, Linux 4.9.47-rt37 (Profile)

Latency plot of system in rack #5, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack5slot2.osadl.org (updated Sun Jul 03, 2022 00:44:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
268052196180,12sleep00-21swapper/019:09:440
267412194179,11sleep30-21swapper/319:08:553
265292188171,12sleep10-21swapper/119:06:121
267252180163,12sleep20-21swapper/219:08:432
205522710,0sleep30-21swapper/322:09:543
7282490,0sleep00-21swapper/023:19:170
220832460,0sleep00-21swapper/023:32:060
207122450,0sleep10-21swapper/122:10:001
84232440,0sleep30-21swapper/322:42:383
194762430,0sleep00-21swapper/000:11:390
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional