You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-02-09 - 08:23

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sun Feb 09, 2025 00:44:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1291999131127,2cyclictest0-21swapper/119:13:071
127162127102,10sleep00-21swapper/019:09:470
127062117104,10sleep20-21swapper/219:09:412
127222116103,10sleep10-21swapper/119:09:521
126422116103,9sleep30-21swapper/319:08:503
12919999285,6cyclictest18845-21kworker/u16:3+events_unbound20:40:021
12919997168,2cyclictest18845-21kworker/u16:3+events_unbound20:30:281
12919997167,3cyclictest4183-21kworker/u16:0+events_unbound22:40:291
12919997165,3cyclictest18845-21kworker/u16:3+events_unbound20:00:141
12919997066,3cyclictest4183-21kworker/u16:0+events_unbound20:25:251
12919996965,3cyclictest18845-21kworker/u16:3+events_unbound19:50:321
12919996965,3cyclictest18845-21kworker/u16:3+events_unbound00:10:221
12919996763,3cyclictest18845-21kworker/u16:3+events_unbound00:15:271
12919996662,3cyclictest4183-21kworker/u16:0+events_unbound20:55:281
12919996662,3cyclictest18845-21kworker/u16:3+events_unbound22:50:211
12919996561,3cyclictest18845-21kworker/u16:3+events_unbound00:20:261
12919996460,3cyclictest18845-21kworker/u16:3+events_unbound19:30:271
12919996459,4cyclictest4183-21kworker/u16:0+events_unbound22:10:151
12919996258,3cyclictest4183-21kworker/u16:0+events_unbound22:00:261
12919996258,3cyclictest4183-21kworker/u16:0+events_unbound21:50:101
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional