You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-25 - 09:35
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sun Jan 25, 2026 00:44:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4072428996953,13cyclictest157665-21latency_hist23:50:011
4072423996459,4cyclictest4031747-21kworker/u8:0+events_unbound19:25:010
4072428996044,13cyclictest36593-21latency_hist21:50:011
4072423995852,5cyclictest116195-21kworker/u8:3+flush-8:023:50:050
4072428995748,6cyclictest26244-21latency_hist21:40:011
4072423995652,3cyclictest4083319-21kworker/u8:3+events_unbound19:59:580
1439902560,2chrt653-21kworker/3:2+events23:35:033
4072423995550,4cyclictest4071843-21kworker/u8:1+events_unbound22:00:110
4072423995550,4cyclictest4071843-21kworker/u8:1+events_unbound21:39:580
4072423995550,4cyclictest4071843-21kworker/u8:1+events_unbound19:25:030
4072423995549,4cyclictest81223-21kworker/u8:0+events_unbound22:54:580
4072423995545,7cyclictest4160147-21latency_hist20:40:010
4072428995445,6cyclictest4099734-21latency_hist19:40:011
1414272540,2sleep3471rcuc/323:30:133
4072428995346,4cyclictest6113-21latency_hist21:20:011
4072428995344,6cyclictest286-21systemd-journal23:55:101
4072423995347,4cyclictest4083319-21kworker/u8:3+events_unbound20:10:160
4072423995246,4cyclictest4083319-21kworker/u8:3+flush-8:019:50:070
4072423995246,4cyclictest4083319-21kworker/u8:3+events_unbound20:30:140
4072423995244,3cyclictest81223-21kworker/u8:0+events_unbound23:30:120
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional