You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-06-25 - 09:59

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Tue Jun 25, 2024 00:44:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3245099137128,8cyclictest0-21swapper/019:11:490
319622117103,10sleep30-21swapper/319:05:453
322592116104,9sleep20-21swapper/219:09:372
32284210894,10sleep00-21swapper/019:09:560
27018210794,9sleep10-21swapper/119:05:151
414421030,1sleep2341rcuc/220:05:322
324539910197,2cyclictest9083-21kworker/u16:2+events_unbound19:40:161
32450999385,7cyclictest9083-21kworker/u16:2+events_unbound21:02:460
32456999290,1cyclictest0-21swapper/219:11:492
32453999188,2cyclictest3076-21kworker/u16:1+events_unbound22:35:131
32453998986,2cyclictest3076-21kworker/u16:1+events_unbound23:50:361
32450998884,3cyclictest9083-21kworker/u16:2+events_unbound19:20:020
32453998785,1cyclictest0-21swapper/119:11:491
32456997973,5cyclictest32310-21kworker/u16:0+events_unbound00:30:242
32450997873,3cyclictest3076-21kworker/u16:1+events_unbound00:05:140
32453997673,2cyclictest3076-21kworker/u16:1+events_unbound20:55:401
32450997672,3cyclictest9083-21kworker/u16:2+events_unbound19:35:340
32450997672,3cyclictest3076-21kworker/u16:1+events_unbound20:35:280
32450997572,2cyclictest32310-21kworker/u16:0+events_unbound00:00:010
32453997470,3cyclictest32310-21kworker/u16:0+events_unbound00:00:341
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional