You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-14 - 10:29

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Mon Jul 14, 2025 00:44:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1974799187177,9cyclictest0-21swapper/019:10:060
1974799187177,9cyclictest0-21swapper/019:10:060
1974899160154,3cyclictest0-21swapper/119:10:051
1974899160154,3cyclictest0-21swapper/119:10:051
1974799148137,10cyclictest0-21swapper/019:15:030
1975299128125,2cyclictest0-21swapper/219:10:052
1975299128125,2cyclictest0-21swapper/219:10:052
1974899118114,2cyclictest27474-21sensors19:15:031
194902118104,10sleep30-21swapper/319:08:463
194212115102,10sleep20-21swapper/219:07:532
19284210895,10sleep10-21swapper/119:06:091
14640210793,10sleep00-21swapper/019:05:150
19752998684,1cyclictest0-21swapper/219:15:032
156512350,1sleep015656-21cut20:30:240
1974899341,6cyclictest0-21swapper/121:42:561
1974899332,6cyclictest0-21swapper/120:52:411
1974899332,11cyclictest29974-21ls22:15:011
1974899331,10cyclictest31477-21kthreadcore20:45:201
19747993329,3cyclictest26054-21kworker/u16:2+events_unbound21:55:180
1974899322,6cyclictest0-21swapper/120:07:251
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional