You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-20 - 17:57

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sat Apr 20, 2024 12:44:38)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1360699138136,1cyclictest0-21swapper/107:13:241
1360999132130,1cyclictest0-21swapper/207:13:242
131322116103,9sleep30-21swapper/307:06:123
131162116103,10sleep20-21swapper/207:05:592
133512115102,10sleep10-21swapper/107:09:031
7844210794,9sleep00-21swapper/007:05:010
13606998884,3cyclictest7279-21kworker/u16:3+events_unbound08:25:261
13606998177,3cyclictest18730-21kworker/u16:2+events_unbound07:38:181
13606997773,3cyclictest7279-21kworker/u16:3+events_unbound11:10:241
13609997269,2cyclictest7279-21kworker/u16:3+events_unbound07:20:002
13603996864,3cyclictest69-21kswapd007:38:090
13606996558,6cyclictest18730-21kworker/u16:2+events_unbound11:38:531
13606995849,8cyclictest7279-21kworker/u16:3+events_unbound09:30:521
13606995652,3cyclictest18730-21kworker/u16:2+events_unbound10:50:261
13606995447,6cyclictest18730-21kworker/u16:2+events_unbound10:05:001
13609995248,3cyclictest7279-21kworker/u16:3+events_unbound07:25:142
13609995044,4cyclictest18730-21kworker/u16:2+events_unbound09:30:112
13603995042,8cyclictest0-21swapper/007:13:240
13609994945,3cyclictest18730-21kworker/u16:2+events_unbound10:20:012
13609994743,3cyclictest7279-21kworker/u16:3+events_unbound10:35:252
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional