You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-12-09 - 17:18

x86 Intel Celeron N3350 @1100 MHz, Linux 5.15.32-rt39 (Profile)

Latency plot of system in rack #6, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by a total of 26358 SMIs that occured during the measurement.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot4.osadl.org (updated Thu Dec 08, 2022 12:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1036799342339,2cyclictest22168-21kworker/0:110:17:570
1036899340337,2cyclictest17952-21kworker/1:109:24:221
10367993380,336cyclictest0-21swapper/009:08:080
1036799337334,2cyclictest2361-21kworker/0:212:22:480
1036799335333,1cyclictest0-21swapper/010:26:340
1036799334332,1cyclictest0-21swapper/007:04:120
1036799334331,2cyclictest17205-21kworker/0:010:02:290
1036799332329,2cyclictest19235-21kworker/0:112:06:300
1036799330328,1cyclictest0-21swapper/006:49:200
10367993300,328cyclictest0-21swapper/009:36:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional