You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-08 - 00:41

x86 Intel Celeron N3350 @1100 MHz, Linux 5.15.32-rt39 (Profile)

Latency plot of system in rack #6, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by a total of 26428 SMIs that occured during the measurement.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot4.osadl.org (updated Wed Jun 07, 2023 12:43:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1613099323318,4cyclictest14376-21kworker/0:009:10:450
1613199320316,3cyclictest21991-21kworker/1:110:11:241
1613099319314,3cyclictest18172-21kworker/0:012:19:330
157702318290,20sleep00-21swapper/007:08:060
1613099315312,2cyclictest14376-21kworker/0:008:53:080
1613199314309,4cyclictest31213-21kworker/1:112:29:531
1613199314309,3cyclictest10729-21kworker/1:011:54:401
1613099314311,2cyclictest5725-21kworker/0:008:16:190
1613099314308,4cyclictest3165-21kworker/0:209:33:300
1613099313310,2cyclictest19502-21kworker/0:207:27:510
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional