You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-15 - 22:47
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by a total of 26560 SMIs that occured during the measurement.
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack6slot4.osadl.org (updated Tue Jul 15, 2025 13:12:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
"interval":200,6448
"cycles":100000000,6447
"load":"idle",6446
"condition":{6445
"clock":"1100"6443
"family":"x86",6442
"vendor":"Intel",6441
"processor":{6439
"dataset":"2024-01-08T03:36:49+01:00"6437
"origin":"2024-01-08T00:43:22+01:00",6436
"timestamps":{6435
"granularity":"microseconds"6433
32410:12:056431
331,10:06:416430
"maxima":[6429
010:06:416426
0,10:06:416425
0,10:06:416424
0,10:06:416423
0,10:06:416422
0,10:06:416421
0,10:06:416420
0,10:06:416419
0,10:06:416418
0,10:06:416417
0,10:06:416416
0,10:06:416415
0,10:06:416414
0,10:06:416413
0,10:06:416412
0,10:06:416411
0,10:06:416410
0,10:06:416409
0,10:06:416408
0,10:06:416407
0,10:06:416406
0,10:06:416405
0,10:06:416404
0,10:06:416403
0,10:06:416402
0,10:06:416401
0,10:06:416400
0,10:06:416399
0,10:06:416398
0,10:06:416397
0,10:06:416396
0,10:06:416395
0,10:06:416394
0,10:06:416393
0,10:06:416392
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional