You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-10-27 - 00:26

Intel(R) Xeon(R) CPU E3-1220L V2 @ 2.30GHz, Linux 4.4.39-rt50+ (Profile)

Latency plot of system in rack #7, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Tue Oct 26, 2021 12:44:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
110050620,0irq/25-eth00-21swapper/107:05:591
117950590,0irq/26-eth1-rx-0-21swapper/307:08:423
110050470,0irq/25-eth00-21swapper/207:08:362
215924425,0sleep00-21swapper/007:07:020
351180,0ktimersoftd/35612-21sshd09:40:173
2663991513,0cyclictest0-21swapper/209:18:082
271140,0ktimersoftd/20-21swapper/209:35:192
2664991413,0cyclictest0-21swapper/311:00:183
2664991411,0cyclictest1357-21sshd09:18:193
266499140,0cyclictest0-21swapper/310:22:543
2663991413,0cyclictest31832-21sensors_fan09:45:392
2663991413,0cyclictest0-21swapper/212:31:112
2662991413,0cyclictest0-21swapper/109:55:241
266199142,0cyclictest22893-21sshd10:04:530
2664991312,0cyclictest0-21swapper/309:14:573
266499130,0cyclictest0-21swapper/312:21:233
266499130,0cyclictest0-21swapper/310:18:423
2663991312,0cyclictest0-21swapper/210:26:262
266399130,0cyclictest29254-21sshd10:13:062
266399130,0cyclictest0-21swapper/211:37:022
266399130,0cyclictest0-21swapper/211:12:112
266399130,0cyclictest0-21swapper/209:41:152
266299130,0cyclictest26286-21sshd10:33:231
2661991312,0cyclictest9733-21sshd10:22:490
2661991312,0cyclictest0-21swapper/011:00:340
266199130,0cyclictest26687-21diskmemload10:58:430
266199130,0cyclictest0-21swapper/010:43:050
266199130,0cyclictest0-21swapper/010:31:570
41120,0ktimersoftd/00-21swapper/012:39:400
2664991211,0cyclictest30409-21sshd10:41:083
2664991211,0cyclictest0-21swapper/312:37:403
2664991211,0cyclictest0-21swapper/309:52:213
2664991210,0cyclictest0-21swapper/309:21:413
266499120,0cyclictest0-21swapper/311:31:583
266499120,0cyclictest0-21swapper/311:17:383
266499120,0cyclictest0-21swapper/310:58:273
266499120,0cyclictest0-21swapper/310:50:493
266499120,0cyclictest0-21swapper/309:36:013
266499120,0cyclictest0-21swapper/307:51:323
2663991211,0cyclictest0-21swapper/211:47:042
2663991210,0cyclictest0-21swapper/211:20:142
2663991210,0cyclictest0-21swapper/209:24:522
266399120,0cyclictest0-21swapper/211:09:232
266399120,0cyclictest0-21swapper/210:21:152
266399120,0cyclictest0-21swapper/210:06:562
266399120,0cyclictest0-21swapper/209:54:572
2662991212,0cyclictest31377-21bash11:16:211
2662991211,0cyclictest0-21swapper/112:11:461
2662991210,0cyclictest21138-21sshd11:28:201
2662991210,0cyclictest0-21swapper/109:37:511
266299120,0cyclictest0-21swapper/112:16:541
266299120,0cyclictest0-21swapper/110:47:551
266299120,0cyclictest0-21swapper/110:47:541
266299120,0cyclictest0-21swapper/109:32:031
2661991211,0cyclictest26687-21diskmemload09:27:030
2661991211,0cyclictest0-21swapper/012:14:140
2661991210,0cyclictest0-21swapper/010:12:010
266199120,0cyclictest0-21swapper/011:48:260
266199120,0cyclictest0-21swapper/011:39:360
266199120,0cyclictest0-21swapper/010:27:280
266199120,0cyclictest0-21swapper/009:46:310
2599120,0migration/230500-21bash11:16:092
266499119,0cyclictest0-21swapper/309:03:553
266499119,0cyclictest0-21swapper/308:43:283
2664991111,0cyclictest0-21swapper/311:37:293
2664991111,0cyclictest0-21swapper/311:29:353
2664991111,0cyclictest0-21swapper/311:13:193
2664991111,0cyclictest0-21swapper/310:04:053
2664991111,0cyclictest0-21swapper/309:25:033
2664991111,0cyclictest0-21swapper/307:27:023
2664991110,0cyclictest0-21swapper/307:48:103
266499110,0cyclictest1620-21runrttasks10:26:423
266499110,0cyclictest110050irq/25-eth010:49:263
266499110,0cyclictest110050irq/25-eth010:49:263
266499110,0cyclictest0-21swapper/310:13:023
266499110,0cyclictest0-21swapper/308:38:003
266499110,0cyclictest0-21swapper/308:20:423
2663991111,0cyclictest0-21swapper/212:05:382
2663991110,0cyclictest29661-21sshd10:40:582
2663991110,0cyclictest0-21swapper/209:58:272
266399110,0cyclictest0-21swapper/212:20:172
266399110,0cyclictest0-21swapper/210:30:092
2662991111,0cyclictest30249-21sshd11:37:101
2662991111,0cyclictest0-21swapper/111:41:061
2662991111,0cyclictest0-21swapper/111:24:011
2662991111,0cyclictest0-21swapper/110:06:121
2662991111,0cyclictest0-21swapper/109:28:411
2662991110,0cyclictest0-21swapper/112:01:121
2662991110,0cyclictest0-21swapper/110:27:491
2662991110,0cyclictest0-21swapper/109:18:341
266299110,0cyclictest0-21swapper/111:47:291
266299110,0cyclictest0-21swapper/110:15:081
266199119,0cyclictest0-21swapper/008:44:120
2661991111,0cyclictest0-21swapper/009:23:410
2661991111,0cyclictest0-21swapper/009:16:010
2661991110,0cyclictest26687-21diskmemload11:33:140
2661991110,0cyclictest110050irq/25-eth011:13:310
266199110,0cyclictest31527-21sshd12:33:300
266199110,0cyclictest0-21swapper/009:30:550
110050110,0irq/25-eth03471-21sshd09:25:342
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional