You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-27 - 08:01
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Sat Apr 27, 2024 00:43:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
9950650,0irq/24-0000:00:0-21swapper/319:05:243
117950590,0irq/26-eth1-rx-0-21swapper/119:07:101
110050520,0irq/25-eth00-21swapper/219:06:442
117950480,0irq/26-eth1-rx-0-21swapper/019:05:210
2540699181,0cyclictest978-21sshd00:24:353
25404991714,0cyclictest110050irq/25-eth022:28:491
25404991714,0cyclictest110050irq/25-eth022:28:491
25405991615,0cyclictest17334-21diskmemload00:01:252
25406991514,0cyclictest0-21swapper/322:55:153
25405991512,0cyclictest0-21swapper/200:33:422
25406991411,0cyclictest14135-21sshd21:40:123
25405991413,0cyclictest0-21swapper/221:18:392
25405991411,0cyclictest14241-21unixbench_singl19:50:222
25404991413,0cyclictest0-21swapper/122:44:371
2540499140,0cyclictest0-21swapper/122:50:531
2540399140,0cyclictest17334-21diskmemload22:41:500
110050140,0irq/25-eth021139-21sshd21:27:172
41130,0ktimersoftd/030098-21sshd21:45:160
25406991312,0cyclictest32718-21sshd22:09:223
25406991312,0cyclictest28607-21bash22:53:093
25406991312,0cyclictest0-21swapper/323:48:553
25406991312,0cyclictest0-21swapper/323:16:303
25406991312,0cyclictest0-21swapper/321:25:473
25406991311,0cyclictest0-21swapper/323:08:423
25406991311,0cyclictest0-21swapper/322:31:053
25406991311,0cyclictest0-21swapper/322:31:053
25406991311,0cyclictest0-21swapper/300:09:423
2540699130,0cyclictest17334-21diskmemload22:02:303
2540699130,0cyclictest0-21swapper/323:14:253
2540699130,0cyclictest0-21swapper/300:35:573
25405991312,0cyclictest27500-21sshd21:45:022
25405991312,0cyclictest0-21swapper/223:14:502
25405991312,0cyclictest0-21swapper/223:03:272
25405991312,0cyclictest0-21swapper/222:29:592
25405991312,0cyclictest0-21swapper/222:29:592
25405991312,0cyclictest0-21swapper/221:22:162
25405991311,0cyclictest0-21swapper/221:52:272
25405991310,0cyclictest0-21swapper/223:39:062
2540599130,0cyclictest0-21swapper/223:18:262
25404991312,0cyclictest20882-21sshd21:10:171
25404991311,0cyclictest0-21swapper/121:17:281
2540499130,0cyclictest488-21bash23:58:221
2540499130,0cyclictest0-21swapper/123:20:131
25403991312,0cyclictest0-21swapper/022:28:430
25403991312,0cyclictest0-21swapper/022:28:420
25403991312,0cyclictest0-21swapper/022:17:060
25403991310,0cyclictest23027-21bash22:21:510
2540399130,0cyclictest0-21swapper/022:48:060
110050130,0irq/25-eth00-21swapper/323:05:003
9950120,0irq/24-0000:00:0-21swapper/022:06:510
25406991212,0cyclictest0-21swapper/321:22:123
25406991211,0cyclictest32732-21sshd21:55:393
25406991211,0cyclictest24028-21bash23:33:353
25406991211,0cyclictest0-21swapper/300:26:543
2540699120,0cyclictest17334-21diskmemload22:46:533
2540699120,0cyclictest0-21swapper/323:50:253
2540699120,0cyclictest0-21swapper/322:26:193
2540699120,0cyclictest0-21swapper/322:26:183
2540699120,0cyclictest0-21swapper/321:52:583
2540699120,0cyclictest0-21swapper/321:32:253
2540699120,0cyclictest0-21swapper/319:45:123
25405991211,0cyclictest0-21swapper/222:20:282
25405991211,0cyclictest0-21swapper/222:10:562
25405991211,0cyclictest0-21swapper/200:39:452
25405991211,0cyclictest0-21swapper/200:26:092
25405991210,0cyclictest0-21swapper/200:20:072
2540599120,0cyclictest0-21swapper/223:33:242
2540599120,0cyclictest0-21swapper/222:35:592
2540599120,0cyclictest0-21swapper/200:18:362
25404991212,0cyclictest0-21swapper/121:31:191
25404991212,0cyclictest0-21swapper/100:29:441
25404991211,0cyclictest25052-21bash21:37:561
25404991211,0cyclictest2102-21sshd00:20:411
25404991211,0cyclictest18693-21sshd22:21:231
25404991211,0cyclictest0-21swapper/100:34:151
25404991210,0cyclictest0-21swapper/122:13:571
2540499120,0cyclictest0-21swapper/123:42:411
2540499120,0cyclictest0-21swapper/123:10:381
2540499120,0cyclictest0-21swapper/123:00:451
2540499120,0cyclictest0-21swapper/122:37:451
2540499120,0cyclictest0-21swapper/100:35:471
25403991212,0cyclictest0-21swapper/021:16:070
25403991211,0cyclictest17334-21diskmemload21:31:260
25403991211,0cyclictest0-21swapper/023:52:210
25403991211,0cyclictest0-21swapper/023:34:340
25403991211,0cyclictest0-21swapper/021:38:040
2540399120,0cyclictest3760-21sshd00:17:050
2540399120,0cyclictest11429-21sshd22:30:480
2540399120,0cyclictest11429-21sshd22:30:480
2540399120,0cyclictest0-21swapper/023:56:530
2540399120,0cyclictest0-21swapper/021:59:120
2540399120,0cyclictest0-21swapper/021:21:130
2540399120,0cyclictest0-21swapper/000:12:330
191120,0ktimersoftd/10-21swapper/100:00:491
41110,0ktimersoftd/032255-21ntp_states00:20:270
41110,0ktimersoftd/00-21swapper/022:53:120
25406991111,0cyclictest0-21swapper/323:22:123
25406991111,0cyclictest0-21swapper/321:48:133
25406991111,0cyclictest0-21swapper/321:01:093
25406991110,0cyclictest0-21swapper/322:42:413
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional