You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-05-26 - 23:53

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.4.39-rt50+ (Profile)

Latency plot of system in rack #7, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rack7slot0.osadl.org (updated Fri May 20, 2022 00:44:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
110050630,0irq/25-eth00-21swapper/119:06:101
110050630,0irq/25-eth00-21swapper/119:06:101
117950600,0irq/26-eth1-rx-0-21swapper/319:05:553
117950600,0irq/26-eth1-rx-0-21swapper/319:05:543
110050590,0irq/25-eth00-21swapper/219:08:522
110050590,0irq/25-eth00-21swapper/219:08:512
110050450,0irq/25-eth00-21swapper/019:07:460
110050450,0irq/25-eth00-21swapper/019:07:450
2625399221,0cyclictest32170-21sshd00:22:530
2625699180,0cyclictest29319-21sshd21:28:193
26256991615,0cyclictest17875-21diskmemload22:28:013
191160,0ktimersoftd/123384-21sshd22:15:541
26256991514,0cyclictest0-21swapper/322:52:043
26256991512,0cyclictest15420-21sshd21:33:473
26256991413,0cyclictest0-21swapper/323:32:523
26256991413,0cyclictest0-21swapper/322:39:523
26256991413,0cyclictest0-21swapper/322:20:213
2625399140,0cyclictest0-21swapper/022:35:260
41130,0ktimersoftd/00-21swapper/022:49:430
271130,0ktimersoftd/20-21swapper/219:55:162
26256991312,0cyclictest0-21swapper/323:35:173
26256991312,0cyclictest0-21swapper/322:40:553
26256991312,0cyclictest0-21swapper/300:22:343
2625699130,0cyclictest0-21swapper/323:29:283
26255991312,0cyclictest26641-21sshd21:55:302
26255991312,0cyclictest0-21swapper/223:52:022
26255991312,0cyclictest0-21swapper/223:12:522
26255991312,0cyclictest0-21swapper/222:34:532
26255991312,0cyclictest0-21swapper/222:16:462
26255991312,0cyclictest0-21swapper/221:50:172
26255991312,0cyclictest0-21swapper/221:45:312
26255991311,0cyclictest0-21swapper/222:29:192
26255991311,0cyclictest0-21swapper/200:06:122
2625599130,0cyclictest0-21swapper/200:34:462
2625599130,0cyclictest0-21swapper/200:29:462
26254991312,0cyclictest18860-21sshd22:01:371
26254991312,0cyclictest0-21swapper/123:57:471
26254991311,0cyclictest715-21sshd22:58:321
26254991311,0cyclictest0-21swapper/121:46:581
26253991312,0cyclictest0-21swapper/023:32:570
26253991312,0cyclictest0-21swapper/022:58:400
26253991312,0cyclictest0-21swapper/022:30:190
26253991311,0cyclictest0-21swapper/022:00:140
110050130,0irq/25-eth026074-21sshd22:50:451
110050130,0irq/25-eth00-21swapper/322:03:453
110050130,0irq/25-eth00-21swapper/300:28:013
26256991212,0cyclictest0-21swapper/322:06:393
26256991212,0cyclictest0-21swapper/322:06:383
26256991211,0cyclictest9694-21sshd22:59:303
26256991211,0cyclictest9053-21id23:44:143
26256991211,0cyclictest0-21swapper/300:37:333
26256991211,0cyclictest0-21swapper/300:12:133
2625699120,0cyclictest16658-21bash23:58:593
2625699120,0cyclictest0-21swapper/321:15:133
2625699120,0cyclictest0-21swapper/319:10:123
2625699120,0cyclictest0-21swapper/319:10:113
2625699120,0cyclictest0-21swapper/300:31:593
2625699120,0cyclictest0-21swapper/300:16:043
26255991211,0cyclictest22401-21sshd23:56:012
26255991211,0cyclictest0-21swapper/223:47:502
26255991211,0cyclictest0-21swapper/200:39:472
26255991211,0cyclictest0-21swapper/200:21:322
26255991211,0cyclictest0-21swapper/200:11:112
26255991210,0cyclictest0-21swapper/222:41:372
2625599120,0cyclictest0-21swapper/223:35:252
2625599120,0cyclictest0-21swapper/223:04:372
2625599120,0cyclictest0-21swapper/221:17:312
2625599120,0cyclictest0-21swapper/220:05:162
26254991212,0cyclictest0-21swapper/123:47:401
26254991212,0cyclictest0-21swapper/122:05:201
26254991212,0cyclictest0-21swapper/122:05:201
26254991211,0cyclictest7739-21sshd23:37:081
26254991211,0cyclictest32044-21sshd21:14:541
26254991211,0cyclictest0-21swapper/100:24:011
26254991210,0cyclictest17875-21diskmemload00:37:511
2625499120,0cyclictest8686-21sshd23:44:121
2625499120,0cyclictest0-21swapper/123:33:231
2625499120,0cyclictest0-21swapper/123:08:031
2625499120,0cyclictest0-21swapper/100:01:011
26253991211,0cyclictest28189-21sshd22:13:010
26253991211,0cyclictest0-21swapper/023:43:090
26253991211,0cyclictest0-21swapper/023:37:280
26253991211,0cyclictest0-21swapper/000:10:550
26253991211,0cyclictest0-21swapper/000:09:450
2625399120,0cyclictest18660-21sshd23:55:350
191120,0ktimersoftd/10-21swapper/123:26:591
110050120,0irq/25-eth01694-21sshd21:49:350
41110,0ktimersoftd/06805-21sshd22:41:490
41110,0ktimersoftd/032077-21bash23:22:300
41110,0ktimersoftd/022924-21sshd21:13:560
2625699119,0cyclictest0-21swapper/320:07:063
26256991111,0cyclictest0-21swapper/300:02:503
26256991110,0cyclictest9758-21sshd23:54:463
26256991110,0cyclictest4141-21id21:11:533
26256991110,0cyclictest28608-21sshd21:48:593
26256991110,0cyclictest28027-21sshd22:30:183
26256991110,0cyclictest26655-21sshd21:38:253
26256991110,0cyclictest21082-21bash21:20:273
26256991110,0cyclictest18306-21sshd23:03:513
26256991110,0cyclictest16392-21sshd22:11:413
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional