You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 19:06

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.4.39-rt50+ (Profile)

Latency plot of system in rack #7, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100, Linux 4.9.20-rt16, x86_64 highest latencies:
System rack7slot0.osadl.org (updated Tue Feb 07, 2023 12:44:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
117950660,0irq/26-eth1-rx-0-21swapper/307:05:183
117950610,0irq/26-eth1-rx-0-21swapper/207:09:482
117950590,0irq/26-eth1-rx-0-21swapper/107:05:041
117950450,0irq/26-eth1-rx-0-21swapper/007:07:300
110050280,0irq/25-eth00-21swapper/007:10:010
117950270,0irq/26-eth1-rx-0-21swapper/107:10:011
15144991914,0cyclictest0-21swapper/012:14:100
15147991613,0cyclictest0-21swapper/310:07:193
110050160,0irq/25-eth016028-21sshd12:02:280
15147991512,0cyclictest0-21swapper/311:13:103
15145991513,0cyclictest0-21swapper/110:01:521
1514599150,0cyclictest6719-21id12:05:141
1514799140,0cyclictest26997-21sshd09:28:313
15146991411,0cyclictest0-21swapper/210:23:232
15145991413,0cyclictest0-21swapper/110:53:201
1514599141,0cyclictest0-21swapper/112:32:411
15145991410,0cyclictest13833-21bash12:36:011
1514599140,0cyclictest0-21swapper/112:10:241
1514599140,0cyclictest0-21swapper/111:46:181
15144991413,0cyclictest0-21swapper/010:46:490
15144991412,0cyclictest0-21swapper/010:11:440
110050140,0irq/25-eth00-21swapper/012:06:180
15147991312,0cyclictest18760-21sshd09:47:343
15147991312,0cyclictest0-21swapper/311:16:403
15147991312,0cyclictest0-21swapper/310:24:373
15147991311,0cyclictest0-21swapper/310:26:293
15147991311,0cyclictest0-21swapper/310:02:403
1514799130,0cyclictest4241-21cp11:05:033
1514799130,0cyclictest0-21swapper/311:28:033
15146991312,0cyclictest8114-21sshd11:57:502
15146991312,0cyclictest7642-21sshd11:05:222
15146991312,0cyclictest29750-21hddtemp_smartct11:15:252
15146991312,0cyclictest26713-21sshd12:00:012
15146991312,0cyclictest0-21swapper/211:11:552
15146991312,0cyclictest0-21swapper/209:13:262
1514699130,0cyclictest32691-21bash09:21:062
1514699130,0cyclictest0-21swapper/210:25:142
1514599130,0cyclictest6892-21diskmemload10:05:361
15144991312,0cyclictest0-21swapper/011:04:010
15144991311,0cyclictest0-21swapper/010:09:530
1514499130,0cyclictest0-21swapper/011:50:500
41120,0ktimersoftd/00-21swapper/012:25:180
191120,0ktimersoftd/10-21swapper/109:51:451
191120,0ktimersoftd/10-21swapper/109:25:371
15147991212,0cyclictest0-21swapper/312:05:423
15147991211,0cyclictest0-21swapper/312:13:493
15147991211,0cyclictest0-21swapper/311:31:333
1514799121,0cyclictest0-21swapper/312:21:363
1514799120,0cyclictest0-21swapper/309:24:143
1514799120,0cyclictest0-21swapper/309:16:333
15146991211,0cyclictest29060-21sshd09:28:472
15146991211,0cyclictest0-21swapper/212:20:212
15146991211,0cyclictest0-21swapper/211:29:002
15146991211,0cyclictest0-21swapper/210:49:452
15146991211,0cyclictest0-21swapper/209:16:492
15146991210,0cyclictest6892-21diskmemload10:55:402
1514699120,0cyclictest28443-21sshd09:52:282
1514699120,0cyclictest15074-21bash10:40:062
1514699120,0cyclictest0-21swapper/212:26:302
1514699120,0cyclictest0-21swapper/212:12:352
1514699120,0cyclictest0-21swapper/211:35:032
1514699120,0cyclictest0-21swapper/211:24:362
1514699120,0cyclictest0-21swapper/209:39:142
1514699120,0cyclictest0-21swapper/209:34:002
15145991212,0cyclictest0-21swapper/110:43:411
15145991211,0cyclictest6892-21diskmemload11:27:361
15145991211,0cyclictest6892-21diskmemload09:44:541
15145991211,0cyclictest10601-21sshd09:34:281
15145991211,0cyclictest0-21swapper/112:22:471
15145991211,0cyclictest0-21swapper/112:01:451
15145991211,0cyclictest0-21swapper/111:42:481
15145991211,0cyclictest0-21swapper/109:10:311
1514599120,0cyclictest110050irq/25-eth012:18:151
1514599120,0cyclictest0-21swapper/111:00:311
1514599120,0cyclictest0-21swapper/109:18:121
15144991212,0cyclictest0-21swapper/009:39:000
15144991211,0cyclictest110050irq/25-eth010:16:230
15144991211,0cyclictest0-21swapper/012:19:030
15144991210,0cyclictest0-21swapper/011:23:520
15144991210,0cyclictest0-21swapper/010:41:500
15144991210,0cyclictest0-21swapper/009:22:230
1514499120,0cyclictest0-21swapper/010:53:400
110050120,0irq/25-eth021364-21bash11:59:230
110050120,0irq/25-eth00-21swapper/009:56:480
41110,0ktimersoftd/017205-21bash09:15:150
191110,0ktimersoftd/10-21swapper/112:28:201
1599110,0watchdog/07592-21sshd10:27:550
15147991111,0cyclictest351ktimersoftd/309:12:153
15147991111,0cyclictest0-21swapper/312:37:443
15147991111,0cyclictest0-21swapper/310:52:513
15147991111,0cyclictest0-21swapper/309:54:393
15147991111,0cyclictest0-21swapper/309:41:243
15147991111,0cyclictest0-21swapper/308:31:363
15147991111,0cyclictest0-21swapper/307:50:353
15147991110,0cyclictest0-21swapper/312:26:083
1514799110,0cyclictest0-21swapper/308:55:593
1514799110,0cyclictest0-21swapper/308:52:373
1514799110,0cyclictest0-21swapper/307:34:263
15146991111,0cyclictest0-21swapper/212:38:072
15146991110,0cyclictest23650-21id09:59:332
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional