You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-08-11 - 16:28

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.4.39-rt50+ (Profile)

Latency plot of system in rack #7, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100, highest latencies:
System rack7slot0.osadl.org (updated Thu Aug 11, 2022 12:44:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
110050670,0irq/25-eth00-21swapper/107:05:141
110050620,0irq/25-eth00-21swapper/207:07:222
117950590,0irq/26-eth1-rx-0-21swapper/307:07:083
117950560,0irq/26-eth1-rx-0-21swapper/007:05:370
117950270,0irq/26-eth1-rx-0-21swapper/307:10:013
110050270,0irq/25-eth00-21swapper/207:10:012
17281991715,0cyclictest0-21swapper/209:15:092
17281991614,0cyclictest0-21swapper/211:28:592
1728199160,0cyclictest0-21swapper/212:30:212
1728199152,0cyclictest0-21swapper/212:09:462
17281991513,0cyclictest0-21swapper/208:40:192
17281991512,0cyclictest0-21swapper/210:36:072
41140,0ktimersoftd/09233-21sshd10:32:240
17282991412,0cyclictest0-21swapper/311:04:393
1728199143,0cyclictest27532-21bash11:46:502
17281991412,0cyclictest0-21swapper/212:23:002
1728199141,0cyclictest0-21swapper/210:48:272
1728199141,0cyclictest0-21swapper/210:26:292
1728099149,0cyclictest0-21swapper/108:55:541
17280991413,0cyclictest0-21swapper/111:38:471
17279991413,0cyclictest0-21swapper/012:17:530
1727999140,0cyclictest0-21swapper/009:25:160
110050140,0irq/25-eth00-21swapper/110:47:391
41130,0ktimersoftd/018416-21bash11:30:560
17282991312,0cyclictest0-21swapper/311:05:563
17281991312,0cyclictest0-21swapper/210:50:322
17281991311,0cyclictest0-21swapper/210:02:542
17280991312,0cyclictest0-21swapper/112:23:021
17280991312,0cyclictest0-21swapper/110:00:501
17280991312,0cyclictest0-21swapper/109:18:401
1728099130,0cyclictest4079-21bash12:06:251
1728099130,0cyclictest15931-21sshd12:30:151
1728099130,0cyclictest0-21swapper/110:52:051
17279991313,0cyclictest0-21swapper/012:28:490
17279991312,0cyclictest18620-21sshd09:46:460
17279991311,0cyclictest20178-21sshd10:15:340
17279991311,0cyclictest20178-21sshd10:15:330
1727999130,0cyclictest8907-21diskmemload12:08:350
110050130,0irq/25-eth00-21swapper/309:42:043
41120,0ktimersoftd/00-21swapper/009:51:340
17282991211,0cyclictest0-21swapper/312:20:173
17282991211,0cyclictest0-21swapper/310:32:223
17282991211,0cyclictest0-21swapper/310:02:103
17282991210,0cyclictest0-21swapper/312:35:293
17282991210,0cyclictest0-21swapper/312:06:483
17282991210,0cyclictest0-21swapper/311:42:253
17282991210,0cyclictest0-21swapper/311:24:593
1728299120,0cyclictest0-21swapper/310:20:173
1728299120,0cyclictest0-21swapper/309:13:013
1728299120,0cyclictest0-21swapper/307:50:123
17281991212,0cyclictest0-21swapper/210:16:302
17281991212,0cyclictest0-21swapper/210:16:292
17281991212,0cyclictest0-21swapper/207:25:232
17281991211,0cyclictest8907-21diskmemload10:55:312
17281991210,0cyclictest14460-21sshd11:15:592
17281991210,0cyclictest0-21swapper/211:22:012
1728199120,0cyclictest0-21swapper/212:27:312
1728199120,0cyclictest0-21swapper/210:41:142
17280991211,0cyclictest0-21swapper/110:18:571
17280991211,0cyclictest0-21swapper/110:18:571
17280991210,0cyclictest0-21swapper/110:39:111
1728099120,0cyclictest0-21swapper/111:59:341
1728099120,0cyclictest0-21swapper/111:47:071
1728099120,0cyclictest0-21swapper/111:41:411
1728099120,0cyclictest0-21swapper/111:17:161
17279991212,0cyclictest0-21swapper/012:21:140
17279991212,0cyclictest0-21swapper/010:52:370
17279991211,0cyclictest0-21swapper/011:57:410
17279991211,0cyclictest0-21swapper/011:43:370
17279991211,0cyclictest0-21swapper/009:55:270
17279991210,0cyclictest0-21swapper/009:19:070
1727999120,0cyclictest13407-21sshd09:35:270
1727999120,0cyclictest0-21swapper/010:43:200
1727999120,0cyclictest0-21swapper/007:30:290
110050120,0irq/25-eth00-21swapper/112:25:561
110050120,0irq/25-eth00-21swapper/110:41:431
41110,0ktimersoftd/03874-21sshd11:00:260
41110,0ktimersoftd/031343-21sshd10:56:210
41110,0ktimersoftd/00-21swapper/010:04:090
41110,0ktimersoftd/00-21swapper/009:40:210
41110,0ktimersoftd/00-21swapper/008:30:180
351110,0ktimersoftd/30-21swapper/308:15:453
17282991111,0cyclictest0-21swapper/312:02:313
17282991111,0cyclictest0-21swapper/311:36:363
17282991111,0cyclictest0-21swapper/311:13:163
17282991110,0cyclictest0-21swapper/312:18:333
17282991110,0cyclictest0-21swapper/310:37:283
17282991110,0cyclictest0-21swapper/308:35:373
1728299110,0cyclictest1582-21sshd10:56:393
1728299110,0cyclictest0-21swapper/309:06:243
1728299110,0cyclictest0-21swapper/308:53:443
17281991111,0cyclictest0-21swapper/211:11:122
17281991110,0cyclictest0-21swapper/212:36:362
17281991110,0cyclictest0-21swapper/212:15:412
17281991110,0cyclictest0-21swapper/211:56:582
17281991110,0cyclictest0-21swapper/208:05:212
1728099119,0cyclictest0-21swapper/108:48:421
17280991111,0cyclictest0-21swapper/111:12:301
17280991110,0cyclictest6683-21sshd12:03:021
17280991110,0cyclictest23815-21sshd10:34:031
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional