You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-16 - 10:45
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack7slot0.osadl.org (updated Sat May 16, 2026 00:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
120650660,0irq/26-eth1-rx-0-21swapper/319:08:433
112750630,0irq/25-eth00-21swapper/119:07:411
120650470,0irq/26-eth1-rx-0-21swapper/219:05:432
112750400,0irq/25-eth00-21swapper/019:05:280
696099160,0cyclictest0-21swapper/020:05:180
6962991513,0cyclictest23162-21bash23:13:362
112750150,0irq/25-eth016607-21sshd21:50:311
6962991413,0cyclictest0-21swapper/200:26:472
6961991413,0cyclictest0-21swapper/121:37:101
6961991413,0cyclictest0-21swapper/121:37:091
696199140,0cyclictest21064-21sshd23:39:151
696199140,0cyclictest0-21swapper/122:37:001
696099140,0cyclictest2370-21bash21:27:250
696099140,0cyclictest0-21swapper/022:55:210
112750140,0irq/25-eth00-21swapper/000:08:400
6963991312,0cyclictest32425-21ntp_states20:00:183
6963991312,0cyclictest1723-21sshd00:02:383
6963991312,0cyclictest0-21swapper/321:25:003
6963991312,0cyclictest0-21swapper/321:24:593
696399130,0cyclictest31274-21diskmemload21:58:273
696399130,0cyclictest31149-21sshd22:22:443
696399130,0cyclictest0-21swapper/323:59:503
696399130,0cyclictest0-21swapper/322:42:073
696399130,0cyclictest0-21swapper/321:13:023
6962991312,0cyclictest0-21swapper/222:25:582
696299130,0cyclictest0-21swapper/223:03:162
696299130,0cyclictest0-21swapper/221:23:012
696299130,0cyclictest0-21swapper/221:23:002
696299130,0cyclictest0-21swapper/200:11:062
696199134,0cyclictest0-21swapper/119:15:011
6961991312,0cyclictest0-21swapper/122:32:271
6961991310,0cyclictest11793-21sshd21:20:131
6961991310,0cyclictest11793-21sshd21:20:121
696199130,0cyclictest18-21rcuc/121:57:081
6960991312,0cyclictest0-21swapper/021:16:590
6960991311,0cyclictest29090-21sshd00:01:560
6960991311,0cyclictest0-21swapper/021:55:530
696099130,0cyclictest29722-21sshd21:43:530
696099130,0cyclictest29722-21sshd21:43:520
41130,0ktimersoftd/031274-21diskmemload22:38:060
112750130,0irq/25-eth031274-21diskmemload22:55:293
112750130,0irq/25-eth015289-21sshd00:26:140
112750130,0irq/25-eth00-21swapper/121:44:571
112750130,0irq/25-eth00-21swapper/121:44:561
6963991211,0cyclictest0-21swapper/323:32:043
6963991211,0cyclictest0-21swapper/322:47:563
6963991211,0cyclictest0-21swapper/321:34:593
696399120,0cyclictest0-21swapper/323:49:583
696399120,0cyclictest0-21swapper/322:31:473
696399120,0cyclictest0-21swapper/322:03:133
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional