You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-01-18 - 15:32
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack7slot0.osadl.org (updated Sat Jan 18, 2025 12:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
117950600,0irq/26-eth1-rx-0-21swapper/107:08:151
110050600,0irq/25-eth00-21swapper/307:08:073
110050550,0irq/25-eth00-21swapper/207:08:032
110050410,0irq/25-eth00-21swapper/007:07:090
351180,0ktimersoftd/34440-21sshd10:04:583
17581991613,0cyclictest0-21swapper/310:59:073
17580991615,0cyclictest0-21swapper/210:36:042
1757899160,0cyclictest0-21swapper/010:54:310
1758199150,0cyclictest0-21swapper/311:15:103
1757999152,0cyclictest20-21ksoftirqd/110:24:011
17579991514,0cyclictest20-21ksoftirqd/109:29:391
17579991514,0cyclictest0-21swapper/109:13:021
1757999150,0cyclictest0-21swapper/111:35:181
17578991512,0cyclictest5158-21df_abs07:50:160
17578991512,0cyclictest0-21swapper/011:49:400
1757899150,0cyclictest7698-21sshd11:33:540
110050150,0irq/25-eth00-21swapper/111:15:151
17581991413,0cyclictest0-21swapper/310:06:303
17581991413,0cyclictest0-21swapper/310:06:293
17581991413,0cyclictest0-21swapper/309:28:233
17581991413,0cyclictest0-21swapper/309:10:153
17581991411,0cyclictest0-21swapper/309:34:253
17580991413,0cyclictest0-21swapper/210:58:492
17580991411,0cyclictest0-21swapper/211:26:222
1758099140,0cyclictest0-21swapper/212:11:532
17579991413,0cyclictest191ktimersoftd/110:04:581
1757999140,0cyclictest18-21rcuc/109:54:371
1757999140,0cyclictest0-21swapper/111:22:541
17578991412,0cyclictest7905-21diskmemload09:52:420
1757899140,0cyclictest0-21swapper/011:18:270
271130,0ktimersoftd/20-21swapper/210:16:252
17581991312,0cyclictest14388-21sshd12:34:293
17581991312,0cyclictest0-21swapper/312:37:573
17581991311,0cyclictest0-21swapper/311:08:033
1758199130,0cyclictest4671-21sshd11:48:353
1758199130,0cyclictest0-21swapper/310:50:513
1758199130,0cyclictest0-21swapper/310:10:413
1758199130,0cyclictest0-21swapper/310:10:403
1758099130,0cyclictest17084-21sshd11:46:422
1758099130,0cyclictest0-21swapper/210:27:482
1758099130,0cyclictest0-21swapper/209:21:082
17579991312,0cyclictest28113-21bash10:26:071
17579991312,0cyclictest2147-21bash10:35:521
17579991311,0cyclictest4829-21sshd09:34:121
1757999131,0cyclictest0-21swapper/112:09:121
1757999130,0cyclictest4245-21sshd11:03:451
1757999130,0cyclictest1111-21sshd11:45:121
1757999130,0cyclictest0-21swapper/110:14:571
1757999130,0cyclictest0-21swapper/110:14:571
17578991312,0cyclictest110050irq/25-eth009:32:500
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional