You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-06 - 16:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack7slot0.osadl.org (updated Sat Dec 06, 2025 12:43:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
110050680,0irq/25-eth00-21swapper/307:06:413
117950670,0irq/26-eth1-rx-0-21swapper/007:06:410
117950600,0irq/26-eth1-rx-0-21swapper/107:06:591
117950460,0irq/26-eth1-rx-0-21swapper/207:08:372
6062991512,0cyclictest1321-21rm09:28:353
6060991512,0cyclictest22066-21id12:23:301
6059991514,0cyclictest0-21swapper/012:32:090
6062991412,0cyclictest10353-21sshd09:46:423
606299140,0cyclictest0-21swapper/311:55:043
606199140,0cyclictest0-21swapper/209:45:582
6060991413,0cyclictest30388-21diskmemload11:05:051
6060991413,0cyclictest0-21swapper/110:43:011
606099140,0cyclictest0-21swapper/107:35:151
6059991413,0cyclictest0-21swapper/009:18:090
41140,0ktimersoftd/00-21swapper/010:09:300
6062991312,0cyclictest24472-21sshd09:16:083
6062991312,0cyclictest19349-21sshd09:33:553
6062991312,0cyclictest0-21swapper/312:07:293
6062991312,0cyclictest0-21swapper/311:44:503
6062991312,0cyclictest0-21swapper/311:03:433
6062991312,0cyclictest0-21swapper/310:23:313
6062991312,0cyclictest0-21swapper/309:53:123
6062991312,0cyclictest0-21swapper/309:53:123
606299130,0cyclictest0-21swapper/310:58:503
606299130,0cyclictest0-21swapper/310:02:163
6061991312,0cyclictest30388-21diskmemload10:12:552
6061991312,0cyclictest0-21swapper/210:56:072
606199130,0cyclictest0-21swapper/212:33:002
606199130,0cyclictest0-21swapper/209:35:512
6060991312,0cyclictest10407-21sshd10:50:271
6060991312,0cyclictest0-21swapper/110:34:321
606099130,0cyclictest31753-21sshd09:49:001
606099130,0cyclictest0-21swapper/112:15:431
606099130,0cyclictest0-21swapper/110:22:341
6059991312,0cyclictest30388-21diskmemload09:39:320
110050130,0irq/25-eth010162-21sshd09:39:571
6062991212,0cyclictest0-21swapper/311:51:213
6062991212,0cyclictest0-21swapper/308:30:233
6062991210,0cyclictest4285-21sshd12:18:523
6062991210,0cyclictest0-21swapper/311:30:543
6062991210,0cyclictest0-21swapper/310:50:143
606299120,0cyclictest0-21swapper/312:00:243
606299120,0cyclictest0-21swapper/311:47:583
606299120,0cyclictest0-21swapper/311:36:353
606299120,0cyclictest0-21swapper/311:16:583
606299120,0cyclictest0-21swapper/310:35:293
6061991211,0cyclictest14861-21sshd10:15:142
6061991211,0cyclictest1453-21nfsd10:00:572
6061991211,0cyclictest0-21swapper/212:25:282
6061991211,0cyclictest0-21swapper/212:03:102
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional