You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-01-28 - 11:30

x86 Intel Xeon E3-1220L V2 @2300 MHz, Linux 4.4.39-rt50+ (Profile)

Latency plot of system in rack #7, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack7slot0.osadl.org (updated Sat Jan 28, 2023 00:44:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
110050720,0irq/25-eth00-21swapper/319:06:233
117950710,0irq/26-eth1-rx-0-21swapper/119:06:231
117950610,0irq/26-eth1-rx-0-21swapper/019:06:100
110050560,0irq/25-eth00-21swapper/219:06:162
117950290,0irq/26-eth1-rx-0-21swapper/119:10:001
110050240,0irq/25-eth00-21swapper/219:10:002
952991918,0cyclictest0-21swapper/300:05:193
951991816,0cyclictest32058-21latency_hist23:29:592
351180,0ktimersoftd/319744-21id22:24:543
950991716,0cyclictest30618-21sshd22:18:121
95299150,0cyclictest0-21swapper/322:47:423
95199150,0cyclictest0-21swapper/222:32:382
949991512,0cyclictest28449-21strings00:35:190
110050150,0irq/25-eth026791-21sshd21:57:240
952991413,0cyclictest0-21swapper/323:50:063
952991413,0cyclictest0-21swapper/322:44:343
951991413,0cyclictest0-21swapper/222:17:042
95199141,0cyclictest25186-21bash21:45:072
94999140,0cyclictest0-21swapper/022:15:140
94999140,0cyclictest0-21swapper/022:09:180
41140,0ktimersoftd/011864-21sshd22:03:440
110050140,0irq/25-eth024348-21sshd21:49:010
110050140,0irq/25-eth00-21swapper/022:25:310
952991312,0cyclictest0-21swapper/322:19:363
952991311,0cyclictest0-21swapper/321:23:023
952991310,0cyclictest23296-21sshd23:20:493
95299130,0cyclictest0-21swapper/323:14:533
951991312,0cyclictest32514-21sshd22:42:172
951991312,0cyclictest30763-21sshd22:10:122
951991312,0cyclictest0-21swapper/223:36:252
951991312,0cyclictest0-21swapper/223:19:192
951991312,0cyclictest0-21swapper/222:23:552
951991312,0cyclictest0-21swapper/221:39:322
951991312,0cyclictest0-21swapper/200:16:002
951991311,0cyclictest0-21swapper/200:04:162
95199130,0cyclictest0-21swapper/222:07:262
95199130,0cyclictest0-21swapper/221:14:482
950991312,0cyclictest32266-21sshd22:46:131
950991312,0cyclictest15372-21sshd22:52:071
950991312,0cyclictest14475-21sshd21:39:451
950991311,0cyclictest0-21swapper/123:22:191
949991312,0cyclictest30382-21bash00:01:380
949991312,0cyclictest0-21swapper/023:02:160
949991312,0cyclictest0-21swapper/021:11:420
949991310,0cyclictest0-21swapper/022:23:010
94999130,0cyclictest0-21swapper/023:15:040
41130,0ktimersoftd/00-21swapper/022:11:130
117950130,0irq/26-eth1-rx-24221-21id22:53:160
110050130,0irq/25-eth032295-21date21:50:010
952991212,0cyclictest0-21swapper/300:04:233
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional