You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 03:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack7slot0.osadl.org (updated Sat Jul 27, 2024 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
110050650,0irq/25-eth00-21swapper/319:06:313
117950580,0irq/26-eth1-rx-0-21swapper/119:07:351
110050550,0irq/25-eth00-21swapper/219:05:332
117950440,0irq/26-eth1-rx-0-21swapper/019:09:080
335399180,0cyclictest22259-21sshd21:49:360
3353991711,0cyclictest0-21swapper/023:34:350
3354991615,0cyclictest0-21swapper/122:19:041
335499160,0cyclictest6447-21sshd21:14:291
351150,0ktimersoftd/330196-21sshd21:50:203
3355991512,0cyclictest0-21swapper/200:39:522
335499150,0cyclictest0-21swapper/122:58:271
335399150,0cyclictest11863-21sshd00:35:090
3356991412,0cyclictest0-21swapper/321:16:113
335699141,0cyclictest0-21swapper/322:00:123
335699140,0cyclictest0-21swapper/300:35:233
3354991413,0cyclictest14635-21sshd22:45:401
3354991413,0cyclictest0-21swapper/123:55:151
335499140,0cyclictest0-21swapper/122:20:281
3353991413,0cyclictest0-21swapper/022:47:040
3353991412,0cyclictest0-21swapper/022:34:030
335399140,0cyclictest0-21swapper/023:37:570
335399140,0cyclictest0-21swapper/020:00:150
110050140,0irq/25-eth00-21swapper/300:13:143
9950130,0irq/24-0000:00:271ktimersoftd/222:52:502
41130,0ktimersoftd/00-21swapper/022:04:130
3356991312,0cyclictest23313-21sshd21:39:393
3356991312,0cyclictest0-21swapper/323:34:463
3356991312,0cyclictest0-21swapper/322:53:253
335699130,0cyclictest0-21swapper/322:44:493
3355991312,0cyclictest13647-21id21:45:162
3355991312,0cyclictest0-21swapper/223:22:082
3355991311,0cyclictest21616-21bash23:26:412
3355991311,0cyclictest0-21swapper/223:55:502
335599130,0cyclictest18799-21sshd21:29:072
335599130,0cyclictest0-21swapper/200:31:572
3354991313,0cyclictest110050irq/25-eth023:49:061
3354991313,0cyclictest0-21swapper/121:41:191
3354991313,0cyclictest0-21swapper/100:02:351
3354991312,0cyclictest0-21swapper/122:08:161
335499130,0cyclictest0-21swapper/123:53:521
335499130,0cyclictest0-21swapper/123:17:091
3353991312,0cyclictest27518-21diskmemload23:21:060
3353991312,0cyclictest27518-21diskmemload00:00:160
110050130,0irq/25-eth00-21swapper/100:20:071
41120,0ktimersoftd/032696-21cp00:22:470
3356991212,0cyclictest0-21swapper/300:02:333
3356991211,0cyclictest6101-21sshd21:31:033
3356991211,0cyclictest18232-21bash23:06:113
3356991211,0cyclictest0-21swapper/323:39:333
3356991211,0cyclictest0-21swapper/321:56:363
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional