You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-09-12 - 08:15
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack7slot1.osadl.org (updated Thu Sep 12, 2024 00:45:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
23248211956,58sleep30-21swapper/319:05:333
23493211453,23sleep00-21swapper/019:08:350
23296211252,55sleep10-21swapper/119:06:111
23587210655,47sleep20-21swapper/219:09:502
171362405,13sleep20-21swapper/220:07:082
282902395,13sleep30-21swapper/319:15:483
49402385,13sleep30-21swapper/319:40:023
327192385,13sleep30-21swapper/319:28:203
289012385,13sleep00-21swapper/019:20:020
152422385,13sleep30-21swapper/320:04:483
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional