You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 19:35

x86 Intel (undisclosed) @1600 MHz, Linux 4.9.20-rt16 (Profile)

Latency plot of system in rack #7, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack7slot1.osadl.org (updated Tue Feb 07, 2023 12:45:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
404128645,17sleep30-21swapper/307:08:433
293628036,15sleep20-21swapper/207:05:202
4284995915,42cyclictest0-21swapper/310:50:083
407525936,21sleep10-21swapper/107:09:091
4284995814,20cyclictest0-21swapper/311:06:243
4284995814,20cyclictest0-21swapper/311:06:243
4284995715,20cyclictest0-21swapper/310:42:263
4284995714,40cyclictest0-21swapper/310:59:143
4284995713,18cyclictest0-21swapper/311:50:253
428499566,47cyclictest0-21swapper/312:37:133
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional