You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 01:01

x86 Intel (undisclosed) @1600 MHz, Linux 4.9.20-rt16 (Profile)

Latency plot of system in rack #7, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack7slot1.osadl.org (updated Thu Jun 30, 2022 12:45:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
11582211856,23sleep10-21swapper/107:09:331
11273211751,60sleep30-21swapper/307:06:103
11507211250,57sleep00-21swapper/007:08:440
951028863,20sleep20-21swapper/207:05:092
247392730,1sleep35703-21stress12:01:353
43052610,1sleep05706-21stress12:26:170
11767995130,19cyclictest0-21swapper/011:35:150
11767995130,19cyclictest0-21swapper/011:35:150
11767994731,14cyclictest0-21swapper/009:34:360
11767994728,18cyclictest0-21swapper/008:25:150
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional