You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-04 - 23:04

x86 Intel (undisclosed) @1600 MHz, Linux 4.9.20-rt16 (Profile)

Latency plot of system in rack #7, slot #1
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack7slot1.osadl.org (updated Sun Jun 04, 2023 12:45:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
24057212157,58sleep30-21swapper/307:09:143
23704211551,58sleep00-21swapper/007:05:370
23756211151,55sleep20-21swapper/207:06:082
24072210349,50sleep10-21swapper/107:09:201
89382660,3sleep124519-21stress09:40:301
2426499515,19cyclictest0-21swapper/109:16:411
2426499515,19cyclictest0-21swapper/109:16:401
2426499495,27cyclictest0-21swapper/108:47:551
2426499485,40cyclictest0-21swapper/110:15:331
2426499485,26cyclictest0-21swapper/109:09:541
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional