You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-12 - 23:24

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Fri Jul 12, 2024 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811390,0rcu_preempt5119-1kworker/0:2H07:44:280
811060,0rcu_preempt0-21swapper/111:18:521
811030,0rcu_preempt26181-21kworker/1:012:08:041
811030,0rcu_preempt19-21ksoftirqd/111:22:001
811030,0rcu_preempt1364-21kworker/1:007:39:541
811010,0rcu_preempt19-21ksoftirqd/110:47:281
81990,0rcu_preempt19-21ksoftirqd/112:33:391
81980,0rcu_preempt54-21kswapd010:13:241
81970,0rcu_preempt19-21ksoftirqd/111:11:131
81960,0rcu_preempt2502-21ssh12:15:201
81960,0rcu_preempt19-21ksoftirqd/110:23:401
81960,0rcu_preempt0-21swapper/109:46:001
81950,0rcu_preempt54-21kswapd011:41:021
81950,0rcu_preempt19-21ksoftirqd/110:29:561
81950,0rcu_preempt19-21ksoftirqd/109:19:461
81950,0rcu_preempt19-21ksoftirqd/108:29:451
81950,0rcu_preempt19-21ksoftirqd/108:24:361
81940,0rcu_preempt19-21ksoftirqd/112:13:471
81940,0rcu_preempt19-21ksoftirqd/111:52:381
81930,0rcu_preempt19-21ksoftirqd/112:38:031
81930,0rcu_preempt19-21ksoftirqd/110:08:431
81930,0rcu_preempt19-21ksoftirqd/109:27:551
81930,0rcu_preempt0-21swapper/110:39:121
81920,0rcu_preempt54-21kswapd009:49:351
81900,0rcu_preempt19-21ksoftirqd/111:32:141
81890,0rcu_preempt54-21kswapd011:27:091
81890,0rcu_preempt19-21ksoftirqd/110:41:021
81890,0rcu_preempt0-21swapper/110:28:521
81870,0rcu_preempt19-21ksoftirqd/109:33:081
81830,0rcu_preempt19-21ksoftirqd/110:54:481
81820,0rcu_preempt19-21ksoftirqd/109:13:381
81810,0rcu_preempt19-21ksoftirqd/108:21:161
81810,0rcu_preempt19-21ksoftirqd/108:21:161
81800,0rcu_preempt19-21ksoftirqd/109:39:361
81780,0rcu_preempt19-21ksoftirqd/107:30:391
81780,0rcu_preempt1364-21kworker/1:007:52:211
81770,0rcu_preempt19-21ksoftirqd/112:26:351
81770,0rcu_preempt19-21ksoftirqd/107:24:161
81770,0rcu_preempt19-21ksoftirqd/107:19:251
81760,0rcu_preempt19-21ksoftirqd/108:09:521
81760,0rcu_preempt19-21ksoftirqd/107:34:291
81760,0rcu_preempt13206-21ping08:04:511
81750,0rcu_preempt19-21ksoftirqd/108:00:101
81750,0rcu_preempt1283-21lldpd10:59:591
81740,0rcu_preempt19-21ksoftirqd/108:14:481
81740,0rcu_preempt19-21ksoftirqd/107:59:131
81740,0rcu_preempt19-21ksoftirqd/107:46:241
81730,0rcu_preempt932-1kworker/0:2H07:21:370
81730,0rcu_preempt54-21kswapd011:36:191
81730,0rcu_preempt19-21ksoftirqd/110:52:401
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional