You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 07:10

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Sat Jul 27, 2024 00:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811710,0rcu_preempt19973-1kworker/0:1H19:39:060
811420,0rcu_preempt13293-1kworker/0:2H19:19:430
811180,0rcu_preempt19-21ksoftirqd/100:31:331
811160,0rcu_preempt19-21ksoftirqd/121:18:141
811150,0rcu_preempt19-21ksoftirqd/121:27:441
811130,0rcu_preempt19-21ksoftirqd/121:42:011
811120,0rcu_preempt19-21ksoftirqd/121:09:281
811110,0rcu_preempt784-21rngd00:24:161
811090,0rcu_preempt29791-1kworker/1:1H22:39:351
811080,0rcu_preempt0-21swapper/122:58:371
811070,0rcu_preempt19-21ksoftirqd/123:19:081
811060,0rcu_preempt19-21ksoftirqd/120:39:131
811050,0rcu_preempt27273-1kworker/1:2H20:04:271
811040,0rcu_preempt7695-21kworker/u4:100:00:191
811040,0rcu_preempt21225-21kworker/1:123:09:321
811030,0rcu_preempt14534-21ssh22:17:091
811010,0rcu_preempt19-21ksoftirqd/121:49:151
811010,0rcu_preempt0-21swapper/122:38:371
81990,0rcu_preempt19-21ksoftirqd/120:24:081
81980,0rcu_preempt25528-21ssh23:05:051
81970,0rcu_preempt19-21ksoftirqd/122:01:211
81970,0rcu_preempt14924-21ping19:27:311
81960,0rcu_preempt19-21ksoftirqd/123:33:341
81960,0rcu_preempt0-21swapper/122:10:101
81960,0rcu_preempt0-21swapper/121:21:231
81940,0rcu_preempt9950irq/345-484840022:09:100
81940,0rcu_preempt54-21kswapd023:34:361
81940,0rcu_preempt19-21ksoftirqd/121:38:511
81940,0rcu_preempt19-21ksoftirqd/100:36:451
81940,0rcu_preempt19-21ksoftirqd/100:36:451
81940,0rcu_preempt0-21swapper/100:11:031
81930,0rcu_preempt54-21kswapd021:57:341
81930,0rcu_preempt19-21ksoftirqd/122:32:061
81920,0rcu_preempt19-21ksoftirqd/123:46:471
81900,0rcu_preempt19-21ksoftirqd/120:23:481
81890,0rcu_preempt19-21ksoftirqd/122:28:541
81880,0rcu_preempt19-21ksoftirqd/122:22:291
81880,0rcu_preempt19-21ksoftirqd/100:14:581
81870,0rcu_preempt19-21ksoftirqd/123:15:311
81860,0rcu_preempt19-21ksoftirqd/119:34:201
81850,0rcu_preempt19-21ksoftirqd/123:27:401
81850,0rcu_preempt19-21ksoftirqd/123:27:401
81850,0rcu_preempt19-21ksoftirqd/120:13:331
81850,0rcu_preempt19-21ksoftirqd/100:08:191
81830,0rcu_preempt19-21ksoftirqd/122:45:521
81830,0rcu_preempt19-21ksoftirqd/119:19:351
81820,0rcu_preempt19-21ksoftirqd/100:20:281
81810,0rcu_preempt19-21ksoftirqd/119:39:131
81800,0rcu_preempt0-21swapper/123:40:011
81790,0rcu_preempt19-21ksoftirqd/120:14:201
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional