You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-12 - 23:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Mon May 12, 2025 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
10050740,0irq/346-48484007325-1kworker/0:2H10:43:440
81720,0rcu_preempt3-21ksoftirqd/011:57:570
10050720,0irq/346-4848400111rcuc/012:18:430
81600,0rcu_preempt3-21ksoftirqd/008:07:560
81600,0rcu_preempt19-21ksoftirqd/109:44:411
10050570,0irq/346-484840013276-1kworker/0:3H09:18:190
81560,0rcu_preempt22846-21ping08:17:580
10050560,0irq/346-484840054-21kswapd010:24:180
10050560,0irq/346-484840022469-21ssh10:10:390
10050550,0irq/346-484840054-21kswapd011:02:160
10050550,0irq/346-484840024680-1kworker/0:2H11:17:410
81540,0rcu_preempt3-21ksoftirqd/008:37:580
10050540,0irq/346-48484003-21ksoftirqd/009:24:590
81530,0rcu_preempt3-21ksoftirqd/009:46:040
10050530,0irq/346-484840054-21kswapd012:36:110
10050530,0irq/346-48484000-21swapper/012:26:350
10050530,0irq/346-48484000-21swapper/010:05:230
81520,0rcu_preempt3-21ksoftirqd/012:17:090
81520,0rcu_preempt3-21ksoftirqd/012:07:560
81520,0rcu_preempt3-21ksoftirqd/011:44:010
10050520,0irq/346-484840054-21kswapd011:28:520
10050520,0irq/346-484840054-21kswapd010:02:390
81510,0rcu_preempt3-21ksoftirqd/012:02:390
81510,0rcu_preempt3-21ksoftirqd/011:33:050
81510,0rcu_preempt3-21ksoftirqd/010:32:400
81510,0rcu_preempt3-21ksoftirqd/010:32:400
81510,0rcu_preempt3-21ksoftirqd/009:53:110
81510,0rcu_preempt3-21ksoftirqd/009:33:010
81510,0rcu_preempt3-21ksoftirqd/009:33:010
81510,0rcu_preempt3-21ksoftirqd/009:27:500
81510,0rcu_preempt3-21ksoftirqd/007:12:560
81500,0rcu_preempt3-21ksoftirqd/011:53:120
81500,0rcu_preempt29409-21kworker/0:110:31:150
10050500,0irq/346-484840054-21kswapd012:29:000
10050500,0irq/346-48484000-21swapper/009:48:150
9950490,0irq/345-484840015407-21munin-node0
81490,0rcu_preempt3-21ksoftirqd/011:26:170
81490,0rcu_preempt3-21ksoftirqd/011:26:170
81490,0rcu_preempt3-21ksoftirqd/008:32:400
10050490,0irq/346-484840054-21kswapd011:11:480
9950480,0irq/345-4848400753-21rngd10:13:350
81480,0rcu_preempt3-21ksoftirqd/010:52:390
81480,0rcu_preempt3-21ksoftirqd/008:57:560
81480,0rcu_preempt3-21ksoftirqd/008:13:070
81480,0rcu_preempt3-21ksoftirqd/008:05:480
81480,0rcu_preempt12097-21apt-get09:02:530
81480,0rcu_preempt0-21swapper/108:07:591
81470,0rcu_preempt3-21ksoftirqd/010:22:070
81470,0rcu_preempt3-21ksoftirqd/009:39:400
81470,0rcu_preempt3-21ksoftirqd/007:55:400
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional