You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-25 - 06:49

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Thu Apr 25, 2024 00:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81750,0rcu_preempt3-21ksoftirqd/021:34:110
81740,0rcu_preempt3-21ksoftirqd/023:48:060
81740,0rcu_preempt3-21ksoftirqd/023:04:170
81740,0rcu_preempt3-21ksoftirqd/021:18:190
81730,0rcu_preempt3-21ksoftirqd/022:34:580
81720,0rcu_preempt3-21ksoftirqd/021:48:550
81710,0rcu_preempt3-21ksoftirqd/022:34:160
81710,0rcu_preempt3-21ksoftirqd/000:14:330
81700,0rcu_preempt3-21ksoftirqd/023:19:200
81700,0rcu_preempt3-21ksoftirqd/023:19:200
81700,0rcu_preempt3-21ksoftirqd/022:24:320
81700,0rcu_preempt3-21ksoftirqd/021:25:590
81700,0rcu_preempt3-21ksoftirqd/000:37:150
81690,0rcu_preempt3-21ksoftirqd/023:06:420
81690,0rcu_preempt3-21ksoftirqd/022:10:340
81690,0rcu_preempt3-21ksoftirqd/021:42:280
81690,0rcu_preempt3-21ksoftirqd/021:11:540
81690,0rcu_preempt3-21ksoftirqd/000:03:090
81680,0rcu_preempt3-21ksoftirqd/023:27:120
81680,0rcu_preempt3-21ksoftirqd/023:19:500
81680,0rcu_preempt19-21ksoftirqd/123:46:021
81670,0rcu_preempt3-21ksoftirqd/021:37:590
81660,0rcu_preempt54-21kswapd022:22:331
81660,0rcu_preempt3-21ksoftirqd/022:48:520
81660,0rcu_preempt3-21ksoftirqd/022:08:460
81660,0rcu_preempt3-21ksoftirqd/022:08:460
81660,0rcu_preempt3-21ksoftirqd/021:59:150
81650,0rcu_preempt3-21ksoftirqd/022:03:540
81640,0rcu_preempt3-21ksoftirqd/023:40:230
81640,0rcu_preempt27837-21munin-node0
81630,0rcu_preempt19-21ksoftirqd/123:29:451
81630,0rcu_preempt19-21ksoftirqd/122:59:471
81620,0rcu_preempt19-21ksoftirqd/123:17:101
81620,0rcu_preempt19-21ksoftirqd/123:17:101
81620,0rcu_preempt19-21ksoftirqd/119:59:421
81610,0rcu_preempt19-21ksoftirqd/121:41:311
81610,0rcu_preempt1307-21lldpd00:11:500
81600,0rcu_preempt3-21ksoftirqd/020:39:420
81600,0rcu_preempt3-21ksoftirqd/020:34:400
81600,0rcu_preempt3-21ksoftirqd/020:34:400
81600,0rcu_preempt19-21ksoftirqd/121:09:291
81590,0rcu_preempt3-21ksoftirqd/000:22:170
81590,0rcu_preempt19-21ksoftirqd/122:38:461
81590,0rcu_preempt19-21ksoftirqd/121:54:591
81590,0rcu_preempt19-21ksoftirqd/121:30:021
81590,0rcu_preempt19-21ksoftirqd/100:08:041
10050590,0irq/346-48484008112-1kworker/0:2H22:51:160
81580,0rcu_preempt19-21ksoftirqd/122:50:331
81560,0rcu_preempt54-21kswapd022:15:551
81560,0rcu_preempt24365-21kworker/0:019:54:360
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional