You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-19 - 23:51

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Fri Apr 19, 2024 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811570,0rcu_preempt28296-1kworker/0:0H07:19:360
81970,0rcu_preempt19-21ksoftirqd/108:00:211
81960,0rcu_preempt54-21kswapd008:19:441
81930,0rcu_preempt19-21ksoftirqd/112:26:221
81930,0rcu_preempt19-21ksoftirqd/109:49:121
81900,0rcu_preempt19-21ksoftirqd/110:05:371
81900,0rcu_preempt19-21ksoftirqd/110:05:371
81890,0rcu_preempt19-21ksoftirqd/110:30:491
81880,0rcu_preempt19-21ksoftirqd/110:00:001
81870,0rcu_preempt19-21ksoftirqd/111:16:021
81870,0rcu_preempt19-21ksoftirqd/109:56:451
81870,0rcu_preempt19-21ksoftirqd/109:20:101
81860,0rcu_preempt19-21ksoftirqd/111:04:341
81860,0rcu_preempt19-21ksoftirqd/110:22:411
81850,0rcu_preempt19-21ksoftirqd/112:35:591
81850,0rcu_preempt19-21ksoftirqd/110:36:281
81850,0rcu_preempt19-21ksoftirqd/109:52:211
81840,0rcu_preempt19-21ksoftirqd/111:45:511
81840,0rcu_preempt19-21ksoftirqd/111:19:571
81830,0rcu_preempt19-21ksoftirqd/112:19:351
81820,0rcu_preempt19-21ksoftirqd/109:42:351
81810,0rcu_preempt19-21ksoftirqd/112:01:221
81810,0rcu_preempt19-21ksoftirqd/110:48:101
81810,0rcu_preempt19-21ksoftirqd/110:48:101
81800,0rcu_preempt812-21rngd12:12:541
81800,0rcu_preempt812-21rngd08:35:481
81800,0rcu_preempt19-21ksoftirqd/112:09:181
81800,0rcu_preempt19-21ksoftirqd/111:44:281
81800,0rcu_preempt19-21ksoftirqd/111:34:511
81800,0rcu_preempt19-21ksoftirqd/111:24:511
81790,0rcu_preempt19-21ksoftirqd/110:11:511
81790,0rcu_preempt19-21ksoftirqd/109:16:141
81790,0rcu_preempt19-21ksoftirqd/107:39:311
81780,0rcu_preempt19-21ksoftirqd/111:30:391
81740,0rcu_preempt19-21ksoftirqd/111:04:141
9950720,0irq/345-4848400171rcuc/112:33:421
81720,0rcu_preempt19-21ksoftirqd/111:49:531
81710,0rcu_preempt19-21ksoftirqd/109:12:411
81690,0rcu_preempt19-21ksoftirqd/112:18:551
81690,0rcu_preempt19-21ksoftirqd/112:18:551
81670,0rcu_preempt19-21ksoftirqd/110:51:371
81660,0rcu_preempt54-21kswapd011:54:561
81660,0rcu_preempt27076-21ssh10:27:351
81650,0rcu_preempt19-21ksoftirqd/109:35:211
81630,0rcu_preempt54-21kswapd011:10:151
81630,0rcu_preempt19-21ksoftirqd/109:30:191
81630,0rcu_preempt19-21ksoftirqd/109:28:111
10050620,0irq/346-484840019128-1kworker/0:3H12:20:430
10050620,0irq/346-48484001191-1kworker/0:0H11:17:270
81600,0rcu_preempt54-21kswapd010:16:411
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional