You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-12-04 - 23:46

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  

x86 Intel Core i7-3770K @3500 MHz, Linux 5.15.49-rt47 (Profile)

Latency plot of shadow in rack #b, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -n -a0-3 -p99 -i200 -h400 -t4 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot2s.osadl.org (updated Sun Aug 07, 2022 12:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
280635925647,6sleep30-21swapper/307:07:063
280608324031,6sleep10-21swapper/107:04:151
280618023828,6sleep00-21swapper/007:05:180
280611623627,6sleep20-21swapper/207:04:402
280663899240,23cyclictest0-21swapper/312:15:323
280663899210,12cyclictest0-21swapper/311:40:283
280663899205,14cyclictest0-21swapper/309:17:443
280663899200,5cyclictest0-21swapper/311:12:133
280663899200,5cyclictest0-21swapper/307:54:513
280663899200,19cyclictest0-21swapper/310:11:243
280663899200,11cyclictest0-21swapper/308:36:403
280663899200,11cyclictest0-21swapper/307:08:503
280663899200,10cyclictest0-21swapper/310:06:183
280663899200,10cyclictest0-21swapper/308:41:193
280663899194,14cyclictest0-21swapper/311:51:583
280663899194,14cyclictest0-21swapper/309:00:403
280663899190,9cyclictest0-21swapper/307:33:543
280663899190,18cyclictest0-21swapper/311:58:533
280663899183,14cyclictest0-21swapper/308:31:493
280663899180,8cyclictest0-21swapper/309:11:023
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional