You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-07 - 18:46

x86 Intel Xeon E5620 @2400 MHz, Linux 4.19.127-rt55 (Profile)

Latency plot of system in rack #c, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot0.osadl.org (updated Tue Feb 07, 2023 00:43:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
747821440,6sleep141841399cyclictest22:48:516
2345821340,2sleep110-21swapper/1123:57:173
176512130106,19sleep60-21swapper/619:17:1012
179392126102,19sleep00-21swapper/019:20:170
17910212292,25sleep90-21swapper/919:19:5315
179182121104,12sleep150-21swapper/1519:19:597
178872118106,8sleep40-21swapper/419:19:3210
176752118101,10sleep120-21swapper/1219:17:164
177652117102,10sleep80-21swapper/819:18:3214
17695211793,19sleep140-21swapper/1419:17:346
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional