You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-07-01 - 00:19

x86 Intel Xeon E5620 @2400 MHz, Linux 4.19.127-rt55 (Profile)

Latency plot of system in rack #c, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot0.osadl.org (updated Thu Jun 30, 2022 00:43:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1996021630,6sleep62746299cyclictest21:23:4312
280121370,5sleep62746299cyclictest21:29:5212
267562131103,23sleep30-21swapper/319:15:049
26635212490,29sleep90-21swapper/919:13:1715
817521170,1sleep150-21swapper/1523:29:357
26965211393,15sleep40-21swapper/419:17:1310
2818921080,6sleep12745599cyclictest23:45:401
1671921060,1sleep110-21swapper/1122:46:273
777721040,1sleep50-21swapper/521:39:1311
1549421020,7sleep112746899cyclictest22:41:553
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional