You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-01 - 17:05

x86 Intel Xeon E5620 @2400 MHz, Linux 4.19.127-rt55 (Profile)

Latency plot of system in rack #c, slot #0
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot0.osadl.org (updated Wed May 31, 2023 00:43:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
216662130102,23sleep80-21swapper/819:17:1914
248102118106,7sleep140-21swapper/1419:18:296
25103211793,18sleep30-21swapper/319:21:479
248852116104,8sleep50-21swapper/519:19:2411
25122211390,18sleep20-21swapper/219:22:028
24972211291,16sleep00-21swapper/019:20:400
24921211192,15sleep40-21swapper/419:19:5610
378321040,1sleep40-21swapper/419:32:4510
24836210492,8sleep130-21swapper/1319:18:445
23917210382,14sleep100-21swapper/1019:17:372
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional