You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-06-27 - 02:27

x86 AMD G-T48L @1400 MHz, Linux 4.4.4-rt11 (Profile)

Latency plot of system in rack #c, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the highest latencies:
System rackcslot3.osadl.org (updated Sun Jun 26, 2022 12:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81760rcu_preempt16279-21ntpdc11:44:291
81760rcu_preempt14430-21cut10:39:291
81750rcu_preempt4275-21ntp_states09:19:321
81730rcu_preempt6910-21if_eth107:29:251
81730rcu_preempt6352-21munin-run07:29:061
81730rcu_preempt31467-21timerwakeupswit09:04:321
89950710irq/17-ehci_hcd945-21usb-storage08:56:161
81710rcu_preempt27381-21sh10:04:001
81710rcu_preempt22922-21apache207:14:071
81710rcu_preempt0-21swapper/112:26:061
81710rcu_preempt0-21swapper/112:04:251
81700rcu_preempt0-21swapper/112:14:201
81700rcu_preempt0-21swapper/111:39:211
81700rcu_preempt0-21swapper/108:29:321
81690rcu_preempt2221-21sh09:15:530
81690rcu_preempt0-21swapper/112:29:261
81690rcu_preempt0-21swapper/110:19:201
81690rcu_preempt0-21swapper/109:52:261
81680rcu_preempt4932-21munin-run11:24:071
81680rcu_preempt318-21diskmemload12:05:330
81680rcu_preempt318-21diskmemload10:23:530
81680rcu_preempt19-21ksoftirqd/110:33:111
81680rcu_preempt17413-21users10:44:340
81680rcu_preempt0-21swapper/110:44:101
81680rcu_preempt0-21swapper/011:49:010
81670rcu_preempt2727-21apache209:44:291
81670rcu_preempt25698-21diskmemload12:03:170
81670rcu_preempt13281-21users12:39:340
81670rcu_preempt10144-21cron11:34:071
81670rcu_preempt0-21swapper/112:35:061
81670rcu_preempt0-21swapper/111:16:211
81670rcu_preempt0-21swapper/111:06:201
81660rcu_preempt2564-21cyclictest10:04:181
81660rcu_preempt12749-21memory12:39:281
81660rcu_preempt11078-21ntpq11:34:291
81660rcu_preempt0-21swapper/111:56:051
81660rcu_preempt0-21swapper/110:36:251
81660rcu_preempt0-21swapper/110:16:121
148450660irq/28-eth0-rx-41ktimersoftd/009:46:060
81650rcu_preempt14878-21wc09:39:281
81640rcu_preempt27762-21munin-run08:54:061
81640rcu_preempt22768-21timerandwakeup10:54:331
81640rcu_preempt0-21swapper/108:04:261
81640rcu_preempt0-21swapper/010:41:390
81640rcu_preempt0-21swapper/010:17:420
81630rcu_preempt14717-21awk07:59:281
81620rcu_preempt31880-21ssh10:11:211
81620rcu_preempt11123-21cut07:44:311
81620rcu_preempt0-21swapper/111:09:331
81620rcu_preempt0-21swapper/111:01:451
81620rcu_preempt0-21swapper/109:38:121
81620rcu_preempt0-21swapper/109:15:471
81620rcu_preempt0-21swapper/108:39:301
81620rcu_preempt0-21swapper/009:32:450
81620rcu_preempt0-21swapper/008:16:150
81610rcu_preempt3601-21ssh12:22:321
81610rcu_preempt2697-21cpu07:14:191
81610rcu_preempt0-21swapper/110:49:331
81610rcu_preempt0-21swapper/110:27:591
81610rcu_preempt0-21swapper/109:34:051
81610rcu_preempt0-21swapper/109:24:271
81610rcu_preempt0-21swapper/107:54:251
81610rcu_preempt0-21swapper/107:49:251
81610rcu_preempt0-21swapper/107:39:281
81610rcu_preempt0-21swapper/012:36:350
81610rcu_preempt0-21swapper/011:01:370
81600rcu_preempt9249-21ssh12:33:550
81600rcu_preempt6564-21ssh11:25:301
81600rcu_preempt27856-21kworker/0:207:09:260
81600rcu_preempt0-21swapper/109:54:391
81600rcu_preempt0-21swapper/108:34:211
81600rcu_preempt0-21swapper/010:49:440
81590rcu_preempt30336-21ssh12:11:141
81590rcu_preempt0-21swapper/111:59:241
81590rcu_preempt0-21swapper/111:49:201
81590rcu_preempt0-21swapper/109:00:041
81590rcu_preempt0-21swapper/108:24:311
81590rcu_preempt0-21swapper/011:32:470
81590rcu_preempt0-21swapper/011:27:390
81580rcu_preempt22398-21ssh11:56:170
81580rcu_preempt16588-21ssh09:43:240
81580rcu_preempt0-21swapper/108:15:571
81580rcu_preempt0-21swapper/108:13:531
81580rcu_preempt0-21swapper/011:52:240
81580rcu_preempt0-21swapper/011:39:300
81580rcu_preempt0-21swapper/011:21:390
81580rcu_preempt0-21swapper/010:56:080
81580rcu_preempt0-21swapper/009:04:320
89550570irq/17-ehci_hcd20729-21ssh09:50:010
81570rcu_preempt30947-21ssh11:10:090
81570rcu_preempt2115-21ssh11:18:370
81570rcu_preempt19721-21/usr/sbin/munin08:19:301
81570rcu_preempt11546-21ssh11:34:500
81570rcu_preempt1136-21ssh12:18:240
81570rcu_preempt0-21swapper/109:10:041
81570rcu_preempt0-21swapper/107:36:201
81570rcu_preempt0-21swapper/107:20:441
81570rcu_preempt0-21swapper/012:12:010
81570rcu_preempt0-21swapper/010:31:280
81570rcu_preempt0-21swapper/010:13:570
81560rcu_preempt0-21swapper/010:28:070
81560rcu_preempt0-21swapper/009:34:300
81560rcu_preempt0-21swapper/008:54:210
81560rcu_preempt0-21swapper/007:54:440
148450560irq/28-eth0-rx-41ktimersoftd/011:07:400
81550rcu_preempt0-21swapper/108:44:211
81550rcu_preempt0-21swapper/010:36:260
81550rcu_preempt0-21swapper/010:06:430
81550rcu_preempt0-21swapper/009:21:310
81540rcu_preempt26814-21ssh10:01:560
81540rcu_preempt14694-21sshd07:59:280
81540rcu_preempt0-21swapper/012:21:180
81540rcu_preempt0-21swapper/009:58:450
81540rcu_preempt0-21swapper/008:44:260
148450540irq/28-eth0-rx-41ktimersoftd/007:19:000
81530rcu_preempt6223-21ssh12:27:240
81530rcu_preempt0-21swapper/009:25:480
81530rcu_preempt0-21swapper/009:10:420
81530rcu_preempt0-21swapper/008:25:300
81530rcu_preempt0-21swapper/007:34:490
81520rcu_preempt0-21swapper/008:37:310
2566995248cyclictest945-21usb-storage07:39:280
81510rcu_preempt0-21swapper/008:51:320
81510rcu_preempt0-21swapper/007:31:270
2566995148cyclictest945-21usb-storage08:04:270
2566995148cyclictest945-21usb-storage07:19:270
2566995047cyclictest945-21usb-storage08:59:200
2566995047cyclictest945-21usb-storage08:29:280
2566995047cyclictest945-21usb-storage07:49:220
81490rcu_preempt0-21swapper/008:19:490
81490rcu_preempt0-21swapper/007:28:500
2566994946cyclictest945-21usb-storage08:09:220
81480rcu_preempt0-21swapper/007:45:360
2566994844cyclictest945-21usb-storage08:39:280
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional