You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-17 - 05:25

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Mon Nov 17, 2025 00:43:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
213802321311,8sleep30-21swapper/319:07:543
213932319312,4sleep10-21swapper/119:08:031
212032318303,5sleep00-21swapper/019:05:380
211902317309,5sleep20-21swapper/219:05:282
21811993040,302cyclictest18490-21kworker/u16:2+efi_rts_wq23:55:143
21810993010,299cyclictest25400-21kworker/u16:2+efi_rts_wq20:45:132
21811992990,298cyclictest8927-21kworker/u16:1+efi_rts_wq23:35:133
21809992990,298cyclictest6560-21kworker/u16:0+efi_rts_wq19:55:141
21810992970,296cyclictest28657-21kworker/u16:1+efi_rts_wq22:29:562
21811992960,295cyclictest11945-21kworker/u16:2+efi_rts_wq20:24:313
21808992960,295cyclictest17015-21kworker/u16:1+efi_rts_wq22:49:590
21811992950,294cyclictest1442-21kworker/u16:3+efi_rts_wq21:35:163
21808992940,293cyclictest28657-21kworker/u16:1+efi_rts_wq22:00:150
21811992930,292cyclictest6560-21kworker/u16:0+efi_rts_wq20:05:163
21811992910,290cyclictest2474-21kworker/u16:0+efi_rts_wq19:30:153
21809992910,290cyclictest911-21kworker/u16:0+efi_rts_wq00:35:161
21809992910,290cyclictest21828-21kworker/u16:1+efi_rts_wq19:10:171
21811992900,289cyclictest19121-21kworker/u16:3+efi_rts_wq19:44:233
21809992900,289cyclictest32625-21kworker/u16:1+efi_rts_wq19:35:141
21808992900,289cyclictest2021-21kworker/u16:2+efi_rts_wq23:25:140
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional