You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-10 - 16:56

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Thu Jul 10, 2025 12:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
213082319312,4sleep10-21swapper/107:06:481
213002319304,5sleep30-21swapper/307:06:413
212072316304,9sleep20-21swapper/207:05:282
212402315307,5sleep00-21swapper/007:05:540
21825992980,297cyclictest29916-21kworker/u16:0+efi_rts_wq11:25:133
21825992970,296cyclictest4748-21kworker/u16:3+efi_rts_wq12:00:153
21822992970,296cyclictest4791-21kworker/u16:3+efi_rts_wq09:00:140
21822992950,292cyclictest4791-21kworker/u16:3+efi_rts_wq08:40:130
21823992930,291cyclictest29916-21kworker/u16:0+efi_rts_wq11:30:141
21825992920,291cyclictest4791-21kworker/u16:3+efi_rts_wq08:58:153
21824992920,291cyclictest16630-21kworker/u16:1+efi_rts_wq11:15:142
21824992920,290cyclictest7288-21kworker/u16:0+efi_rts_wq10:40:132
21822992920,291cyclictest4791-21kworker/u16:3+efi_rts_wq08:10:150
21824992910,290cyclictest7288-21kworker/u16:0+efi_rts_wq10:25:152
21824992910,290cyclictest7288-21kworker/u16:0+efi_rts_wq10:25:142
21822992910,290cyclictest4791-21kworker/u16:3+efi_rts_wq08:50:140
21823992900,289cyclictest16630-21kworker/u16:1+efi_rts_wq12:05:131
21825992880,286cyclictest4791-21kworker/u16:3+efi_rts_wq08:15:143
21823992870,286cyclictest4791-21kworker/u16:3+efi_rts_wq08:30:141
21822992870,286cyclictest4791-21kworker/u16:3+efi_rts_wq08:45:110
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional