You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-10-03 - 13:49

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Thu Oct 03, 2024 00:43:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
262082322311,9sleep00-21swapper/019:09:430
262052319305,5sleep20-21swapper/219:09:412
258912317309,5sleep10-21swapper/119:05:391
258932315307,5sleep30-21swapper/319:05:403
26535992970,296cyclictest892-21kworker/u16:1+efi_rts_wq21:30:120
26544992960,295cyclictest2548-21kworker/u16:2+efi_rts_wq00:30:122
26541992950,294cyclictest892-21kworker/u16:1+efi_rts_wq21:00:111
26541992950,294cyclictest892-21kworker/u16:1+efi_rts_wq20:20:141
26544992930,292cyclictest892-21kworker/u16:1+efi_rts_wq21:05:132
26541992930,292cyclictest892-21kworker/u16:1+efi_rts_wq19:31:271
26535992930,292cyclictest2548-21kworker/u16:2+efi_rts_wq23:56:170
26535992930,292cyclictest2548-21kworker/u16:2+efi_rts_wq23:56:170
26541992920,291cyclictest2548-21kworker/u16:2+efi_rts_wq22:05:131
26535992920,291cyclictest2548-21kworker/u16:2+efi_rts_wq21:05:050
26541992910,290cyclictest892-21kworker/u16:1+efi_rts_wq20:25:131
26541992910,290cyclictest2548-21kworker/u16:2+efi_rts_wq23:46:141
26544992900,289cyclictest892-21kworker/u16:1+efi_rts_wq20:36:352
26544992900,289cyclictest892-21kworker/u16:1+efi_rts_wq19:40:142
26544992890,288cyclictest892-21kworker/u16:1+efi_rts_wq20:40:122
26547992880,287cyclictest892-21kworker/u16:1+efi_rts_wq22:20:143
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional