You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-02-19 - 00:51

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Tue Feb 18, 2025 12:43:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
327282322315,5sleep00-21swapper/007:06:430
844993150,312cyclictest17522-21kworker/u16:3+efi_rts_wq10:30:133
4442315307,5sleep20-21swapper/207:09:012
327032314306,5sleep10-21swapper/107:06:231
311452314307,5sleep30-21swapper/307:05:093
842993110,310cyclictest17613-21kworker/u16:3+efi_rts_wq12:20:111
844993080,307cyclictest20419-21kworker/u16:0+efi_rts_wq12:10:093
843993070,306cyclictest19299-21kworker/u16:0+efi_rts_wq07:17:102
841993070,306cyclictest27068-21kworker/u16:1+efi_rts_wq11:42:570
843993060,305cyclictest20419-21kworker/u16:0+efi_rts_wq11:17:532
842993060,304cyclictest27068-21kworker/u16:1+efi_rts_wq11:10:091
844993050,304cyclictest27068-21kworker/u16:1+efi_rts_wq11:20:143
843993050,304cyclictest19299-21kworker/u16:0+efi_rts_wq07:35:132
842993050,304cyclictest20419-21kworker/u16:0+efi_rts_wq11:15:141
841993050,304cyclictest20993-21kworker/u16:2+efi_rts_wq08:20:130
841993050,304cyclictest13321-21kworker/u16:1+efi_rts_wq09:55:140
842993030,302cyclictest13321-21kworker/u16:1+efi_rts_wq10:10:081
841993030,302cyclictest27068-21kworker/u16:1+efi_rts_wq11:50:080
841993030,302cyclictest17522-21kworker/u16:3+efi_rts_wq09:35:120
843993020,301cyclictest20993-21kworker/u16:2+efi_rts_wq07:20:152
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional