You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-02 - 06:51

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Wed Jul 02, 2025 00:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
308562318305,4sleep20-21swapper/219:06:342
308372318311,5sleep30-21swapper/319:06:193
309392315308,5sleep10-21swapper/119:07:371
309182315307,5sleep00-21swapper/019:07:200
31385992980,297cyclictest6110-21kworker/u16:0+efi_rts_wq22:20:160
31394992950,294cyclictest6110-21kworker/u16:0+efi_rts_wq22:00:143
31385992940,293cyclictest8719-21kworker/u16:1+efi_rts_wq00:10:170
31394992930,290cyclictest28961-21kworker/u16:1+efi_rts_wq21:59:443
31389992930,292cyclictest6110-21kworker/u16:0+efi_rts_wq21:25:151
31389992930,292cyclictest28961-21kworker/u16:1+efi_rts_wq21:50:131
31394992920,291cyclictest512-21kworker/u16:0+efi_rts_wq23:09:573
31393992920,291cyclictest27635-21kworker/u16:2+efi_rts_wq23:00:162
31389992920,289cyclictest6110-21kworker/u16:0+efi_rts_wq20:40:131
31394992900,289cyclictest31720-21kworker/u16:2+efi_rts_wq19:30:143
31393992890,288cyclictest6110-21kworker/u16:0+efi_rts_wq22:45:152
31389992880,287cyclictest6110-21kworker/u16:0+efi_rts_wq19:45:151
31389992880,287cyclictest28961-21kworker/u16:1+efi_rts_wq21:39:421
31389992880,287cyclictest12926-21kworker/u16:0+efi_rts_wq23:55:041
31394992870,286cyclictest12926-21kworker/u16:0+efi_rts_wq23:50:033
31389992870,286cyclictest28961-21kworker/u16:1+efi_rts_wq21:10:141
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional