You are here: Home / Projects / QA Farm Realtime / Latency plots / 
2021-09-17 - 21:51

AMD G-T48L Processor, Linux 4.4.4-rt11 (Profile)

Latency plot of system in rack #c, slot #3
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the alll highest latencies:
System rackcslot3.osadl.org (updated Fri Sep 17, 2021 12:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81760rcu_preempt12212-21memory07:15:001
81730rcu_preempt19-21ksoftirqd/110:59:431
81720rcu_preempt21198-21ssh09:38:200
81720rcu_preempt1073-1kworker/0:1H12:22:410
81720rcu_preempt0-21swapper/012:40:070
81720rcu_preempt0-21swapper/009:04:580
81710rcu_preempt17907-21ssh09:31:030
81710rcu_preempt0-21swapper/010:42:200
81710rcu_preempt0-21swapper/009:52:310
81710rcu_preempt0-21swapper/008:25:090
81700rcu_preempt10658-21diskmemload09:23:530
81700rcu_preempt10658-21diskmemload09:23:530
81700rcu_preempt0-21swapper/012:25:510
81700rcu_preempt0-21swapper/011:42:100
81700rcu_preempt0-21swapper/010:13:140
81700rcu_preempt0-21swapper/008:05:070
81690rcu_preempt18833-21ssh12:33:370
81690rcu_preempt0-21swapper/012:16:460
81680rcu_preempt0-21swapper/112:33:441
81680rcu_preempt0-21swapper/111:29:221
81680rcu_preempt0-21swapper/011:16:140
81670rcu_preempt31203-21sh10:55:310
81670rcu_preempt0-21swapper/111:33:341
81670rcu_preempt0-21swapper/110:35:051
89550660irq/17-ehci_hcd1073-1kworker/0:1H07:18:190
81660rcu_preempt0-21swapper/110:54:581
81660rcu_preempt0-21swapper/107:19:561
81660rcu_preempt0-21swapper/011:33:520
81650rcu_preempt0-21swapper/111:09:311
81650rcu_preempt0-21swapper/109:53:511
81640rcu_preempt0-21swapper/011:09:590
81630rcu_preempt29500-21ssh11:53:031
81630rcu_preempt0-21swapper/108:30:021
81630rcu_preempt0-21swapper/107:28:291
81630rcu_preempt0-21swapper/008:29:590
81620rcu_preempt21183-21ssh09:38:161
81620rcu_preempt0-21swapper/112:46:281
81620rcu_preempt0-21swapper/112:35:141
81620rcu_preempt0-21swapper/110:02:061
81620rcu_preempt0-21swapper/109:30:441
81620rcu_preempt0-21swapper/108:10:061
81620rcu_preempt0-21swapper/011:44:510
81620rcu_preempt0-21swapper/010:22:490
81620rcu_preempt0-21swapper/009:44:550
81620rcu_preempt0-21swapper/009:39:530
81620rcu_preempt0-21swapper/008:19:570
81610rcu_preempt7594-21ssh12:11:471
81610rcu_preempt513-21ssh11:59:581
81610rcu_preempt30664-21irqstats11:55:000
81610rcu_preempt30664-21irqstats11:55:000
81610rcu_preempt28322-21ssh10:50:151
81610rcu_preempt27680-21ssh10:50:060
81610rcu_preempt0-21swapper/112:06:241
81610rcu_preempt0-21swapper/109:19:521
81610rcu_preempt0-21swapper/109:19:521
81610rcu_preempt0-21swapper/108:20:061
81610rcu_preempt0-21swapper/008:10:060
81600rcu_preempt7578-21ssh11:12:251
81600rcu_preempt26545-21ssh11:47:101
81600rcu_preempt11972-21ssh12:20:061
81600rcu_preempt0-21swapper/112:40:001
81600rcu_preempt0-21swapper/112:14:471
81600rcu_preempt0-21swapper/111:55:491
81600rcu_preempt0-21swapper/111:55:491
81600rcu_preempt0-21swapper/110:41:371
81600rcu_preempt0-21swapper/110:34:141
81600rcu_preempt0-21swapper/110:24:371
81600rcu_preempt0-21swapper/109:58:521
81600rcu_preempt0-21swapper/108:15:051
81600rcu_preempt0-21swapper/107:49:571
81600rcu_preempt0-21swapper/011:24:460
81600rcu_preempt0-21swapper/010:02:110
81600rcu_preempt0-21swapper/007:45:040
81590rcu_preempt23525-21sshd11:41:211
81590rcu_preempt0-21swapper/112:24:501
81590rcu_preempt0-21swapper/111:20:121
81590rcu_preempt0-21swapper/110:10:411
81590rcu_preempt0-21swapper/109:45:111
81590rcu_preempt0-21swapper/109:05:061
81590rcu_preempt0-21swapper/108:50:031
81590rcu_preempt0-21swapper/012:45:540
81590rcu_preempt0-21swapper/011:06:170
81580rcu_preempt23105-21ssh09:40:381
81580rcu_preempt15651-21ssh09:27:361
81580rcu_preempt14992-21ssh09:25:330
81580rcu_preempt10280-21ssh10:17:461
81580rcu_preempt0-21swapper/111:35:321
81580rcu_preempt0-21swapper/111:15:481
81580rcu_preempt0-21swapper/110:45:011
81580rcu_preempt0-21swapper/110:25:031
81580rcu_preempt0-21swapper/109:18:191
81580rcu_preempt0-21swapper/108:35:311
81580rcu_preempt0-21swapper/107:40:191
81580rcu_preempt0-21swapper/010:33:510
81570rcu_preempt29876-21ssh11:54:250
81570rcu_preempt15729-21ssh10:27:570
81570rcu_preempt0-21swapper/108:54:561
81570rcu_preempt0-21swapper/108:40:121
81570rcu_preempt0-21swapper/108:05:081
81570rcu_preempt0-21swapper/107:56:071
81570rcu_preempt0-21swapper/107:29:571
81570rcu_preempt0-21swapper/012:35:170
81570rcu_preempt0-21swapper/012:06:460
81570rcu_preempt0-21swapper/012:04:330
81570rcu_preempt0-21swapper/010:15:200
81570rcu_preempt0-21swapper/008:16:210
81570rcu_preempt0-21swapper/007:54:350
81570rcu_preempt0-21swapper/007:20:120
81560rcu_preempt4926-21ssh10:07:420
81560rcu_preempt4877-21ssh10:07:341
81560rcu_preempt20883-21ssh10:37:310
81560rcu_preempt0-21swapper/109:01:101
81560rcu_preempt0-21swapper/107:59:591
81560rcu_preempt0-21swapper/107:37:421
81560rcu_preempt0-21swapper/008:01:080
81560rcu_preempt0-21swapper/007:37:250
81560rcu_preempt0-21swapper/007:30:280
148950560irq/30-eth0-tx-10658-21diskmemload11:20:000
81550rcu_preempt7654-21ssh12:12:000
81550rcu_preempt0-21swapper/108:26:461
81550rcu_preempt0-21swapper/011:01:090
81550rcu_preempt0-21swapper/009:10:290
81550rcu_preempt0-21swapper/008:58:130
81550rcu_preempt0-21swapper/008:44:570
81550rcu_preempt0-21swapper/008:40:240
81540rcu_preempt9580-21cpu09:14:550
81540rcu_preempt8421-21df09:09:531
81540rcu_preempt30038-21ssh09:54:500
81540rcu_preempt26610-21ssh10:48:070
81540rcu_preempt19936-21ntp_states07:45:061
81540rcu_preempt0-21swapper/009:00:570
81540rcu_preempt0-21swapper/008:50:240
81530rcu_preempt0-21swapper/007:59:320
81530rcu_preempt0-21swapper/007:44:280
81530rcu_preempt0-21swapper/007:29:190
81520rcu_preempt0-21swapper/011:38:250
12801994541cyclictest945-21usb-storage08:44:531
12800994138cyclictest945-21usb-storage08:35:070
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional