You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-19 - 17:33
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackcslot4.osadl.org (updated Thu Jun 19, 2025 12:44:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15232752311270,27sleep10-21swapper/107:08:141
15230422289247,28sleep00-21swapper/007:05:450
1523649991299,89cyclictest1718647-21apt-get12:20:010
15236499912465,36cyclictest1718647-21gpgv12:20:030
1523653991128,90cyclictest1719152-21gmain12:20:021
15236499911262,25cyclictest1722917-21sh12:25:080
152365399933,77cyclictest1719152-21gmain12:25:091
125899650,7rtkit-daemon1653961-21sh10:53:401
16740252580,4sleep10-21swapper/111:20:131
125899570,4rtkit-daemon1257-21rtkit-daemon09:47:361
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional