You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-03-24 - 16:39

x86 Intel Celeron N3350 @1100 MHz, Linux 5.10.90-rt60 (Profile)

Latency plot of system in rack #c, slot #4
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot4.osadl.org (updated Fri Mar 24, 2023 12:45:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15299252284184,62sleep00-21swapper/007:06:550
15300582265186,27sleep10-21swapper/107:08:231
153034699193186,5cyclictest1709765-21kworker/u8:212:05:330
159199660,25rtkit-daemon1615298-21ssh09:58:191
159199610,4rtkit-daemon1590-21rtkit-daemon09:23:200
159199610,4rtkit-daemon1590-21rtkit-daemon09:23:200
159199580,6rtkit-daemon1590-21rtkit-daemon11:35:171
159199550,4rtkit-daemon1590-21rtkit-daemon11:09:351
159199550,4rtkit-daemon1590-21rtkit-daemon08:21:031
159199540,3rtkit-daemon0-21swapper/012:27:211
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional