You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-21 - 05:52

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackcslot5s.osadl.org (updated Sun Jul 21, 2024 01:00:27)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4412:51:036432
45,12:50:196431
012:50:196427
0,12:50:196426
0,12:50:196425
0,12:50:196424
0,12:50:196423
0,12:50:196422
0,12:50:196421
0,12:50:196420
0,12:50:196419
0,12:50:196418
0,12:50:196417
0,12:50:196416
0,12:50:196415
0,12:50:196414
0,12:50:196413
0,12:50:196412
0,12:50:196411
0,12:50:196410
0,12:50:196409
0,12:50:196408
0,12:50:196407
0,12:50:196406
0,12:50:196405
0,12:50:196404
0,12:50:196403
0,12:50:196402
0,12:50:196401
0,12:50:196400
0,12:50:196399
0,12:50:196398
0,12:50:196397
0,12:50:196396
0,12:50:196395
0,12:50:196394
0,12:50:196393
0,12:50:196392
0,12:50:196391
0,12:50:196390
0,12:50:196389
0,12:50:196388
0,12:50:196387
0,12:50:196386
0,12:50:196385
0,12:50:196384
0,12:50:196383
0,12:50:196382
0,12:50:196381
0,12:50:196380
0,12:50:196379
0,12:50:196378
0,12:50:196377
0,12:50:196376
0,12:50:196375
0,12:50:196374
0,12:50:196373
0,12:50:196372
0,12:50:196371
0,12:50:196370
0,12:50:196369
0,12:50:196368
0,12:50:196367
0,12:50:196366
0,12:50:196365
0,12:50:196364
0,12:50:196363
0,12:50:196362
0,12:50:196361
0,12:50:196360
0,12:50:196359
0,12:50:196358
0,12:50:196357
0,12:50:196356
0,12:50:196355
0,12:50:196354
0,12:50:196353
0,12:50:196352
0,12:50:196351
0,12:50:196350
0,12:50:196349
0,12:50:196348
0,12:50:196347
0,12:50:196346
0,12:50:196345
0,12:50:196344
0,12:50:196343
0,12:50:196342
0,12:50:196341
0,12:50:196340
0,12:50:196339
0,12:50:196338
0,12:50:196337
0,12:50:196336
0,12:50:196335
0,12:50:196334
0,12:50:196333
0,12:50:196332
0,12:50:196331
0,12:50:196330
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional