You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-24 - 17:00
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot2.osadl.org (updated Wed Apr 24, 2024 12:46:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
11869923222306,13cyclictest6607-21apt-get07:25:123
11839913841379,3cyclictest0-21swapper/007:25:120
118599290284,3cyclictest0-21swapper/207:10:142
118499286279,4cyclictest0-21swapper/107:10:131
118399259253,3cyclictest0-21swapper/007:10:130
118599218212,3cyclictest0-21swapper/207:25:122
118499212206,3cyclictest0-21swapper/107:25:121
1235911780,5ptp4l401ktimersoftd/307:09:183
65028310,18sleep10-21swapper/107:07:041
1183997636,10cyclictest9-21ksoftirqd/012:35:310
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional