You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-02-08 - 04:47

x86 Intel Atom E3845 @1910 MHz, Linux 4.19.37-rt19 (Profile)

Latency plot of system in rack #d, slot #2
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Up99 -i200 -h400 --smi -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot2.osadl.org (updated Wed Feb 08, 2023 00:46:19)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
50321740,8sleep12787499cyclictest22:45:261
554981470,48rtkit-daemon0-21swapper/119:08:211
1339911130,4ptp4l401ktimersoftd/319:05:093
2787499801,36cyclictest10993-21/usr/sbin/munin22:00:171
273292759,17sleep00-21swapper/019:06:370
133991720,2ptp4l401ktimersoftd/320:40:163
2787499710,25cyclictest29711-21cat23:49:591
27875997021,9cyclictest33-21ksoftirqd/221:05:012
2787499701,23cyclictest8905-21cat23:05:011
27874997012,20cyclictest11630-21latency_hist19:45:001
2787499691,26cyclictest29739-21awk20:20:301
2787499691,25cyclictest25209-21/usr/sbin/munin23:40:361
2787499691,24cyclictest18679-21kernelversion22:15:211
2787499690,32cyclictest16501-21sed21:00:321
27875996815,11cyclictest33-21ksoftirqd/200:07:302
2787499681,25cyclictest29999-21apt-config23:50:011
2787499681,24cyclictest30107-21df_inode22:40:191
2787499681,24cyclictest13550-21sed23:15:011
2787499680,24cyclictest14448-21cat19:50:171
27873996834,6cyclictest9-21ksoftirqd/020:05:250
2787499671,23cyclictest5621-21apt-config20:40:021
27873996731,7cyclictest9-21ksoftirqd/019:45:230
2787499661,30cyclictest30118-21latency21:30:241
2787499660,24cyclictest3286-21grep20:35:211
27873996631,7cyclictest9-21ksoftirqd/020:20:160
27873996631,7cyclictest9-21ksoftirqd/019:55:230
27873996631,6cyclictest9-21ksoftirqd/022:50:330
27873996630,7cyclictest9-21ksoftirqd/023:45:290
27873996630,7cyclictest9-21ksoftirqd/021:50:000
2787499650,24cyclictest9676-21cat20:45:321
2787499650,23cyclictest29103-21ps19:10:271
27873996533,8cyclictest9-21ksoftirqd/022:25:010
27873996532,4cyclictest9-21ksoftirqd/019:15:010
27873996529,7cyclictest9-21ksoftirqd/021:25:350
27873996528,7cyclictest9-21ksoftirqd/021:35:160
27873996528,7cyclictest9-21ksoftirqd/021:35:150
2787499646,27cyclictest3534-21missed_timers19:25:331
2787499640,23cyclictest16455-21ls22:10:261
27873996431,6cyclictest9-21ksoftirqd/000:00:000
27873996431,4cyclictest9-21ksoftirqd/020:50:230
27873996430,6cyclictest9-21ksoftirqd/023:30:260
27873996429,7cyclictest9-21ksoftirqd/023:50:280
27873996429,7cyclictest9-21ksoftirqd/021:20:350
27873996429,5cyclictest9-21ksoftirqd/019:35:180
27873996428,7cyclictest9-21ksoftirqd/019:25:370
27873996428,7cyclictest9-21ksoftirqd/000:35:320
27873996428,6cyclictest9-21ksoftirqd/023:40:010
27873996428,6cyclictest9-21ksoftirqd/023:05:000
27873996428,6cyclictest9-21ksoftirqd/020:05:000
27873996428,6cyclictest9-21ksoftirqd/019:35:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional