You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-13 - 12:22
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot4.osadl.org (updated Tue May 13, 2025 00:45:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
226422206173,22sleep10-21swapper/119:09:431
225762204170,22sleep20-21swapper/219:08:512
223782204169,24sleep00-21swapper/019:06:150
223242202168,23sleep30-21swapper/319:05:343
2266728160,11sleep00-21swapper/019:10:010
22958997411,11cyclictest24883-21awk21:25:000
22958997313,12cyclictest17489-21ls21:10:010
22958997111,11cyclictest3274-21fschecks_time20:40:170
22958997016,10cyclictest14444-21dump-pmu-power23:15:000
22958997010,11cyclictest4193-21latency_hist00:00:000
2295899699,11cyclictest0-21swapper/000:05:010
22958996911,17cyclictest22204-21cpuspeed_turbos23:30:140
22958996910,10cyclictest26722-21latency_hist23:40:000
22958996811,11cyclictest6199-21sed19:40:190
22958996811,11cyclictest19156-21cron00:30:000
22958996810,11cyclictest0-21swapper/021:45:000
22962996732,4cyclictest41-21ksoftirqd/320:40:003
2295899678,17cyclictest0-21swapper/022:55:010
22958996715,10cyclictest30243-21cstates21:35:160
2295899668,17cyclictest0-21swapper/019:30:140
2295899667,16cyclictest0-21swapper/022:25:170
22958996614,9cyclictest16406-21cat23:15:310
22958996612,16cyclictest32228-21ls20:35:000
22958996612,16cyclictest17699-21/usr/sbin/munin21:10:140
22958996612,11cyclictest8027-21cpuspeed_turbos19:45:140
22958996611,16cyclictest4325-21grep19:35:240
22958996611,12cyclictest15055-21grep22:10:160
22958996611,11cyclictest11135-21cat22:00:210
22962996538,3cyclictest41-21ksoftirqd/322:50:183
2295899659,19cyclictest0-21swapper/000:05:240
2295899658,17cyclictest0-21swapper/019:25:250
2295899649,18cyclictest0-21swapper/020:00:000
22958996415,9cyclictest22201-21expr00:35:150
22958996413,11cyclictest22986-21df_abs20:15:120
22958996411,10cyclictest5422-21df_abs21:50:130
22958996410,10cyclictest1779-21latency_hist23:55:000
2295899639,16cyclictest0-21swapper/023:40:140
22958996312,10cyclictest18063-21df_abs20:05:160
22958996311,10cyclictest9154-21sed23:00:290
22958996310,17cyclictest13193-21df_abs21:00:140
22958996310,11cyclictest10899-21fschecks_time20:55:150
22962996230,4cyclictest41-21ksoftirqd/320:25:223
22962996230,4cyclictest41-21ksoftirqd/320:25:213
22958996210,16cyclictest28617-21mailstats22:35:270
22958996210,14cyclictest0-21swapper/022:15:200
22958996210,11cyclictest27718-21cstates20:25:160
22958996210,11cyclictest27718-21cstates20:25:160
22958996210,11cyclictest26257-21needreboot20:20:230
22962996130,7cyclictest41-21ksoftirqd/321:05:163
22962996130,4cyclictest41-21ksoftirqd/319:50:003
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional