You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-08-13 - 17:51

x86 Intel Core i3-8145UE @2200 MHz, Linux 5.10.27-rt36 (Profile)

Latency plot of system in rack #e, slot #6
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q done
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackeslot6.osadl.org (updated Wed Jan 19, 2022 12:44:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4098993736,1cyclictest13-21ksoftirqd/009:49:550
4099993228,2cyclictest151rcu_preempt11:55:201
4099993227,4cyclictest28726-21ssh10:40:101
4099993128,3cyclictest0-21swapper/110:22:501
4099993128,2cyclictest0-21swapper/111:02:401
4099993127,3cyclictest27651-21diskmemload11:21:401
4099993125,5cyclictest27738-21perf08:00:001
409999310,28cyclictest0-21swapper/112:21:401
409999310,0cyclictest0-21swapper/109:49:431
4098993129,1cyclictest141rcuc/011:41:220
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional