You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-10 - 17:02

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot6s.osadl.org (updated Thu Jul 10, 2025 12:44:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
962049996414,22cyclictest974425-21/usr/sbin/munin08:20:192
96204999607,30cyclictest996277-21apt-get10:30:012
962045995931,22cyclictest20750irq/251-8000000.ethernet12:00:220
962045995833,22cyclictest20750irq/251-8000000.ethernet08:10:010
962045995627,21cyclictest20750irq/251-8000000.ethernet12:15:270
962045995446,4cyclictest984351-21munin-plugin-st09:20:000
962045995428,20cyclictest20750irq/251-8000000.ethernet11:10:180
962045995328,21cyclictest20750irq/251-8000000.ethernet07:55:310
962045995325,21cyclictest20750irq/251-8000000.ethernet07:35:190
962045995325,20cyclictest20750irq/251-8000000.ethernet08:55:200
962045995240,9cyclictest1017845-21munin-plugin-st12:35:010
962045995226,19cyclictest20750irq/251-8000000.ethernet09:00:170
962045995225,23cyclictest1006114-21sh11:25:210
962045995024,20cyclictest20750irq/251-8000000.ethernet09:05:170
962045995024,20cyclictest20750irq/251-8000000.ethernet09:05:170
962045995023,20cyclictest20750irq/251-8000000.ethernet09:10:130
962045995023,19cyclictest20750irq/251-8000000.ethernet07:25:310
962045994943,4cyclictest1013534-21munin-plugin-st12:10:000
962045994927,19cyclictest20750irq/251-8000000.ethernet09:50:260
962045994926,20cyclictest20750irq/251-8000000.ethernet09:30:260
962045994924,19cyclictest20750irq/251-8000000.ethernet08:30:280
962049994840,4cyclictest986888-21munin-plugin-st09:35:002
962047994836,7cyclictest1007319-21unixbench_multi11:30:301
962045994832,10cyclictest0-21swapper/007:50:280
962045994826,20cyclictest20750irq/251-8000000.ethernet11:40:190
962045994826,19cyclictest20750irq/251-8000000.ethernet10:20:000
962045994825,20cyclictest20750irq/251-8000000.ethernet07:24:590
962045994824,20cyclictest20750irq/251-8000000.ethernet07:35:020
962045994823,19cyclictest20750irq/251-8000000.ethernet09:45:130
962047994729,12cyclictest991204-21munin-plugin-st10:00:001
962047994729,12cyclictest991204-21munin-plugin-st10:00:001
962045994729,14cyclictest0-21swapper/012:26:220
962045994725,20cyclictest20750irq/251-8000000.ethernet11:30:260
962045994725,19cyclictest20750irq/251-8000000.ethernet07:10:300
962045994724,20cyclictest20750irq/251-8000000.ethernet10:45:250
962045994723,19cyclictest20750irq/251-8000000.ethernet10:30:250
962045994723,17cyclictest20750irq/251-8000000.ethernet07:40:180
962045994722,22cyclictest964001-21latency_hist07:20:010
962045994722,22cyclictest964001-21latency_hist07:20:010
962049994622,13cyclictest962039-21cyclictest10:55:012
962047994634,8cyclictest0-21swapper/109:05:281
962047994634,8cyclictest0-21swapper/109:05:281
962047994633,9cyclictest0-21swapper/109:40:301
962045994624,20cyclictest20750irq/251-8000000.ethernet10:20:300
962045994624,19cyclictest20750irq/251-8000000.ethernet08:35:300
962045994623,20cyclictest20750irq/251-8000000.ethernet09:40:270
962047994537,5cyclictest981825-21munin-plugin-st09:05:001
962047994537,4cyclictest0-21swapper/112:00:221
962047994529,6cyclictest0-21swapper/111:40:281
962045994523,20cyclictest20750irq/251-8000000.ethernet10:10:280
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional