You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-03-21 - 07:25

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot5s.osadl.org (updated Fri Mar 21, 2025 00:43:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811370,0rcu_preempt19-21ksoftirqd/122:23:401
811340,0rcu_preempt19-21ksoftirqd/123:17:331
811300,0rcu_preempt54-21kswapd022:57:561
811300,0rcu_preempt19-21ksoftirqd/122:32:011
811290,0rcu_preempt19-21ksoftirqd/121:32:591
811280,0rcu_preempt19-21ksoftirqd/100:36:591
811270,0rcu_preempt19-21ksoftirqd/123:24:161
811270,0rcu_preempt0-21swapper/122:59:471
811240,0rcu_preempt54-21kswapd022:52:211
811240,0rcu_preempt54-21kswapd022:52:211
811240,0rcu_preempt28646-21ssh22:20:311
811210,0rcu_preempt19-21ksoftirqd/122:15:121
811200,0rcu_preempt54-21kswapd000:11:341
811190,0rcu_preempt19-21ksoftirqd/123:11:591
811180,0rcu_preempt19-21ksoftirqd/122:05:461
811180,0rcu_preempt19-21ksoftirqd/122:05:461
811160,0rcu_preempt19-21ksoftirqd/121:18:251
811150,0rcu_preempt19-21ksoftirqd/100:00:471
811120,0rcu_preempt19-21ksoftirqd/100:27:331
811050,0rcu_preempt753-21rngd21:52:471
811050,0rcu_preempt54-21kswapd023:51:491
811050,0rcu_preempt54-21kswapd023:51:491
811050,0rcu_preempt19-21ksoftirqd/122:12:231
811010,0rcu_preempt19-21ksoftirqd/121:35:521
811000,0rcu_preempt19-21ksoftirqd/123:57:471
811000,0rcu_preempt19-21ksoftirqd/122:40:381
811000,0rcu_preempt19-21ksoftirqd/121:58:551
81990,0rcu_preempt5818-21apt-get22:33:361
81980,0rcu_preempt19-21ksoftirqd/123:40:521
81980,0rcu_preempt19-21ksoftirqd/123:33:011
81970,0rcu_preempt19-21ksoftirqd/123:35:381
81970,0rcu_preempt19-21ksoftirqd/121:44:271
81960,0rcu_preempt19-21ksoftirqd/121:38:281
81960,0rcu_preempt19-21ksoftirqd/121:21:031
81960,0rcu_preempt19-21ksoftirqd/121:21:031
81950,0rcu_preempt19-21ksoftirqd/100:30:241
81950,0rcu_preempt0-21swapper/120:36:411
81940,0rcu_preempt19-21ksoftirqd/123:21:281
81940,0rcu_preempt19-21ksoftirqd/121:26:041
81940,0rcu_preempt19-21ksoftirqd/121:26:041
81940,0rcu_preempt19-21ksoftirqd/121:10:391
81940,0rcu_preempt19-21ksoftirqd/121:10:391
81930,0rcu_preempt19-21ksoftirqd/121:58:181
81930,0rcu_preempt19-21ksoftirqd/119:22:051
81920,0rcu_preempt19-21ksoftirqd/122:43:481
81920,0rcu_preempt19-21ksoftirqd/100:18:371
81920,0rcu_preempt19-21ksoftirqd/100:13:451
81910,0rcu_preempt19-21ksoftirqd/100:04:101
81900,0rcu_preempt19-21ksoftirqd/120:27:241
81900,0rcu_preempt19-21ksoftirqd/120:27:241
81890,0rcu_preempt19-21ksoftirqd/123:46:241
81880,0rcu_preempt19-21ksoftirqd/123:04:281
81880,0rcu_preempt1216-21sshd20:01:311
81840,0rcu_preempt19-21ksoftirqd/119:42:351
81840,0rcu_preempt19-21ksoftirqd/119:42:351
81830,0rcu_preempt3417-21kworker/1:119:24:531
81820,0rcu_preempt19-21ksoftirqd/119:38:061
81790,0rcu_preempt19-21ksoftirqd/120:14:571
81780,0rcu_preempt19-21ksoftirqd/119:44:501
81770,0rcu_preempt19-21ksoftirqd/120:20:111
81770,0rcu_preempt19-21ksoftirqd/120:04:031
81770,0rcu_preempt19-21ksoftirqd/119:30:021
81760,0rcu_preempt3417-21kworker/1:119:08:401
81760,0rcu_preempt19-21ksoftirqd/120:48:451
81760,0rcu_preempt19-21ksoftirqd/120:48:451
81760,0rcu_preempt19-21ksoftirqd/119:53:381
81740,0rcu_preempt19-21ksoftirqd/120:41:571
81740,0rcu_preempt19-21ksoftirqd/120:28:521
81740,0rcu_preempt19-21ksoftirqd/120:08:471
81720,0rcu_preempt19-21ksoftirqd/121:08:251
81700,0rcu_preempt54-21kswapd023:39:040
81700,0rcu_preempt32753-21sh20:58:421
81700,0rcu_preempt19-21ksoftirqd/119:13:531
81690,0rcu_preempt19-21ksoftirqd/120:47:411
81680,0rcu_preempt3-21ksoftirqd/022:51:080
81680,0rcu_preempt3-21ksoftirqd/022:51:080
81670,0rcu_preempt19-21ksoftirqd/119:48:451
81660,0rcu_preempt9950irq/345-484840019:44:080
2972899663,0cyclictest0-21swapper/020:03:550
2972899642,0cyclictest0-21swapper/021:58:400
81630,0rcu_preempt19-21ksoftirqd/120:53:421
2972899613,0cyclictest0-21swapper/022:11:020
2972899612,0cyclictest0-21swapper/022:24:500
81590,0rcu_preempt19-21ksoftirqd/119:08:261
2972899592,0cyclictest0-21swapper/022:41:390
2972899592,0cyclictest0-21swapper/000:16:100
29728995915,0cyclictest0-21swapper/023:10:270
2972899591,0cyclictest26017-21ssh00:19:390
2972899581,0cyclictest554-21ping19:18:450
2972899572,0cyclictest0-21swapper/023:59:110
2972899572,0cyclictest0-21swapper/022:47:430
29728995717,0cyclictest11199-21apt-get19:53:380
2972899561,0cyclictest8140-21munin-node0
2972899561,0cyclictest8140-21munin-node0
2972899551,0cyclictest0-21swapper/022:30:000
2972899542,0cyclictest5357-21runrttasks19:31:480
10050540,0irq/346-484840086572chrt23:58:190
81530,0rcu_preempt7009-21kworker/0:119:03:410
2972899532,0cyclictest3520-21runrttasks19:24:370
10050530,0irq/346-484840031685-1kworker/0:2H21:48:500
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional