You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2023-06-06 - 12:13

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI

ARM TI AM5728 @1000 MHz, Linux 4.4.12-rt17-osadl-g86c9060003 (Profile)

Latency plot of shadow in rack #a, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackaslot5s.osadl.org (updated Tue Jun 06, 2023 00:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811180,0rcu_preempt19-21ksoftirqd/123:04:401
811090,0rcu_preempt19-21ksoftirqd/123:19:581
811090,0rcu_preempt19-21ksoftirqd/123:11:441
811090,0rcu_preempt19-21ksoftirqd/121:14:411
811090,0rcu_preempt0-21swapper/121:39:531
811060,0rcu_preempt19-21ksoftirqd/120:39:461
811030,0rcu_preempt0-21swapper/123:55:251
811030,0rcu_preempt0-21swapper/122:05:171
811030,0rcu_preempt0-21swapper/122:05:171
811000,0rcu_preempt27261-1kworker/0:2H19:39:260
81990,0rcu_preempt0-21swapper/100:15:011
81990,0rcu_preempt0-21swapper/100:15:011
81980,0rcu_preempt19-21ksoftirqd/100:34:231
81950,0rcu_preempt19-21ksoftirqd/123:24:361
81950,0rcu_preempt19-21ksoftirqd/121:50:001
81930,0rcu_preempt19-21ksoftirqd/122:49:481
81920,0rcu_preempt54-21kswapd022:38:411
81920,0rcu_preempt54-21kswapd022:38:411
81920,0rcu_preempt19-21ksoftirqd/122:13:261
81910,0rcu_preempt19-21ksoftirqd/100:09:471
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional