You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-15 - 22:36

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackaslot5s.osadl.org (updated Tue Jul 15, 2025 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811340,0rcu_preempt6288-21diskstats08:36:570
811330,0rcu_preempt3-21ksoftirqd/009:51:410
811310,0rcu_preempt19-21ksoftirqd/108:02:111
811200,0rcu_preempt19-21ksoftirqd/112:22:411
811080,0rcu_preempt19-21ksoftirqd/111:36:531
811050,0rcu_preempt19-21ksoftirqd/111:21:401
811030,0rcu_preempt19-21ksoftirqd/107:17:021
811010,0rcu_preempt12103-21sendmail-msp07:16:401
81920,0rcu_preempt30790-21ssh12:17:081
81910,0rcu_preempt3-21ksoftirqd/012:28:170
81910,0rcu_preempt19-21ksoftirqd/110:41:561
81900,0rcu_preempt19-21ksoftirqd/112:06:591
81880,0rcu_preempt19-21ksoftirqd/107:26:401
81870,0rcu_preempt19-21ksoftirqd/109:12:091
81870,0rcu_preempt19-21ksoftirqd/108:36:401
81860,0rcu_preempt19-21ksoftirqd/111:47:011
81860,0rcu_preempt19-21ksoftirqd/109:16:591
81850,0rcu_preempt19-21ksoftirqd/110:21:391
81840,0rcu_preempt19-21ksoftirqd/109:56:401
81820,0rcu_preempt19-21ksoftirqd/111:02:081
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional