You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-04 - 02:10

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot7s.osadl.org (updated Thu Jul 03, 2025 12:44:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
100140022430,7sleep01001398-21munin-run07:10:010
1623991010,9rtkit-daemon1622-21rtkit-daemon10:54:273
103470721010,7sleep10-21swapper/108:40:181
162399960,9rtkit-daemon1622-21rtkit-daemon11:50:423
162399960,9rtkit-daemon1622-21rtkit-daemon11:50:423
162399960,9rtkit-daemon1622-21rtkit-daemon09:09:303
162399950,8rtkit-daemon1622-21rtkit-daemon12:11:403
162399940,9rtkit-daemon1622-21rtkit-daemon09:36:003
162399940,81rtkit-daemon0-21swapper/207:09:472
162399930,8rtkit-daemon1622-21rtkit-daemon09:31:583
162399920,8rtkit-daemon1622-21rtkit-daemon09:55:293
162399920,8rtkit-daemon1622-21rtkit-daemon08:38:353
162399920,6rtkit-daemon1622-21rtkit-daemon08:24:500
162399910,9rtkit-daemon1622-21rtkit-daemon07:58:170
162399910,9rtkit-daemon1622-21rtkit-daemon07:58:170
162399890,8rtkit-daemon1622-21rtkit-daemon09:28:163
162399870,8rtkit-daemon1622-21rtkit-daemon12:29:383
162399850,6rtkit-daemon1622-21rtkit-daemon10:34:403
100116528161,14sleep30-21swapper/307:07:483
162399780,7rtkit-daemon2197014-21PK-Backend11:26:530
100117827743,26sleep10-21swapper/107:07:581
162399760,6rtkit-daemon2197014-21PK-Backend11:23:530
10973172750,4sleep30-21swapper/311:40:153
162399740,6rtkit-daemon0-21swapper/008:55:410
162399720,6rtkit-daemon2197014-21PK-Backend11:09:560
162399670,10rtkit-daemon1622-21rtkit-daemon10:11:453
162399670,10rtkit-daemon1622-21rtkit-daemon10:11:453
10205152660,7sleep10-21swapper/108:00:131
11065872650,17sleep1261ksoftirqd/112:05:251
162399630,9rtkit-daemon1622-21rtkit-daemon08:42:552
162399610,9rtkit-daemon1622-21rtkit-daemon08:10:090
162399610,10rtkit-daemon1622-21rtkit-daemon09:52:183
162399600,9rtkit-daemon1622-21rtkit-daemon09:35:532
162399590,9rtkit-daemon1622-21rtkit-daemon11:56:313
162399590,9rtkit-daemon1622-21rtkit-daemon11:56:303
162399590,9rtkit-daemon1622-21rtkit-daemon10:29:192
162399580,9rtkit-daemon1622-21rtkit-daemon10:48:412
162399580,8rtkit-daemon1622-21rtkit-daemon09:20:272
100149599570,53cyclictest1622-21rtkit-daemon10:56:053
162399560,9rtkit-daemon1622-21rtkit-daemon08:08:170
162399560,8rtkit-daemon1622-21rtkit-daemon12:36:192
162399560,8rtkit-daemon1622-21rtkit-daemon09:16:403
100149599566,32cyclictest1021861-21sort08:05:013
162399540,8rtkit-daemon1622-21rtkit-daemon10:19:423
162399510,6rtkit-daemon1622-21rtkit-daemon10:42:092
10080742510,15sleep1261ksoftirqd/107:25:191
100149599518,29cyclictest141rcu_preempt10:50:013
1001495995118,28cyclictest1075252-21cat10:35:243
11139332500,6chrt0-21swapper/112:25:211
10319532500,5chrt0-21swapper/008:30:320
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional