You are here: Home / Projects / OSADL QA Farm Real-time / 
2023-10-03 - 17:05

Dates and Events:

OSADL Articles:

2023-03-01 12:00

Embedded Linux distributions

Results of the online "wish list"


2022-01-13 12:00

Phase #3 of OSADL project on OPC UA PubSub over TSN successfully completed

Another important milestone on the way to interoperable Open Source real-time Ethernet has been reached


2021-02-09 12:00

Open Source OPC UA PubSub over TSN project phase #3 launched

Letter of Intent with call for participation is now available


2016-11-12 12:00

Raspberry Pi and real-time Linux

Let's have a look at the OSADL QA Farm data



OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (x86 CPU strings, Intel names)

Box ↑ArchCoresMHzBogo​MIPSEffective
r0s0x86_​644 x 22,50039,99203.10. 13:10
r0s1x86_​644 x 22,30055,99203.10. 13:10
r0s1sx86_​644 x 23,30052,80003.10. 13:11
r0s2x86_​644 x 23,50055,86403.10. 13:11
r0s2sx86_​6410 x 13,70073,99003.10. 13:14
r0s3x86_​648 x 23,600115,20003.10. 13:14
r0s3sx86_​644 x 23,60067,20003.10. 13:16
r0s4x86_​648 x 23,600115,20003.10. 13:19
r0s4sx86_​648 x 23,600115,20003.10. 13:21
r0s5x86_​648 x 23,500115,20003.10. 13:23
r0s5sx86_​648 x 23,600115,20003.10. 13:25
r0s6x86_​648 x 23,600115,20003.10. 13:26
r0s6sx86_​6410 x 23,700147,98015.09. 13:29
r0s7x86_​648 x 23,600115,20003.10. 13:28
r0s7sx86_​642 x 23,70029,52803.10. 13:30
r0s8x86_​648 x 23,600115,20003.10. 13:32
r0s8sx86_​646 x 23,47083,38803.10. 13:35
r1s0x86_​644 x 13,10024,79603.10. 13:36
r1s1x86_​642 x 22,60021,69603.10. 13:36
r1s2x86_​644 x 12,30028,00003.10. 13:37
r1s2sx86_​644 x 12,30028,00003.10. 13:38
r1s3x86_​644 x 12,80022,42403.10. 13:38
r1s3sx86_​644 x 23,50056,00026.05. 01:16
r1s4arm​v7l2 x 11,2004803.10. 13:40
r1s4sarm​v7l2 x 14004803.10. 13:40
r1s5aarch​644 x 11,20079603.10. 13:41
r1s6x86_​642 x 22,13017,06403.10. 13:41
r1s6sx86_​642 x 21,66713,33203.10. 13:42
r1s7arm​v6l1 x 11,66753003.10. 13:42
r1s8i6861 x 21,6006,39803.10. 13:43
r1s8sx86_​644 x 11,90015,19603.10. 13:44
r2s0x86_​644 x 13,10024,79603.10. 13:44
r2s1arm​v5tejl1 x 120019903.10. 13:45
r2s2arm​v7l1 x 172049903.10. 13:45
r2s3arm​v7l0 x 1 x 162462403.10. 13:46
r2s4mips​641 x 180053122.09. 01:44
r2s5ppc1 x 13966603.10. 13:46
r2s6i6861 x 11,5002,99903.10. 13:47
r2s6saarch​644 x 11,3506403.10. 13:47
r2s8ppc1 x 14006603.10. 13:48
r3s0i6864 x 23,50055,99203.10. 13:49
r3s1i6864 x 12,40019,12703.10. 13:50
r3s2riscv641 x 11,00028403.10. 13:50
r3s3x86_​646 x 23,33379,99203.10. 13:51
r3s4x86_​641 x 21,4005,60010.01. 01:28
r3s5i5861 x 113326503.10. 13:52
r3s5sppc2 x 11,20040013.09. 13:56
r3s6x86_​641 x 21,6606,66603.10. 13:54
r3s6sx86_​642 x 22,66721,33203.10. 13:55
r3s7i6861 x 15331,06603.10. 13:55
r3s8i6866 x 13,20038,52003.10. 02:06
r4s0x86_​642 x 22,30018,39603.10. 13:57
r4s1arm​v7l4 x 11,50079203.10. 13:57
r4s1sarm​v7l4 x 11,50079203.10. 13:58
r4s2arm​v7l1 x 180079603.10. 13:58
r4s2sarm​v7l1 x 180053003.10. 13:59
r4s3i5861 x 150099603.10. 14:01
r4s3si6861 x 11,4662,93203.10. 14:02
r4s4ppc4 x 11,20049803.10. 14:03
r4s5arm​v7l1 x 1500003.10. 14:07
r4s5saarch​644 x 11,60020003.10. 14:07
r4s6x86_​644 x 23,40054,25603.10. 14:07
r4s6sarm​v7l0 x 1 x 11,0006603.10. 14:08
r4s7i6864 x 11,83314,66403.10. 14:09
r4s7sx86_​642 x 11,8337,33203.10. 14:09
r4s8arm​v7l1 x 140039803.10. 14:10
r4s8sarm​v7l1 x 140039803.10. 14:11
r5s0x86_​642 x 22,20017,58203.10. 14:11
r5s1x86_​646 x 13,33340,09203.10. 14:11
r5s2x86_​644 x 12,70021,69903.10. 14:12
r5s2sx86_​644 x 24,00063,86312.04. 01:34
r5s3x86_​644 x 22,00031,87203.10. 14:12
r5s3sx86_​644 x 11,60012,74803.10. 14:13
r5s4x86_​642 x 22,53020,26403.10. 14:14
r5s4sx86_​642 x 22,53020,26403.10. 14:14
r5s5arm​v7l1 x 160059703.10. 14:16
r5s5sarm​v7l1 x 160060003.10. 14:18
r5s6ppc1 x 153313303.10. 14:22
r5s7arm​v7l1 x 15286403.10. 14:22
r5s7sarm​v7l1 x 15286403.10. 14:24
r6s0x86_​642 x 10 x 21,700136,14003.10. 14:25
r6s1x86_​642 x 12,0007,97803.10. 14:26
r6s2x86_​642 x 11,6679,57603.10. 14:26
r6s3x86_​644 x 22,20035,12003.10. 14:27
r6s4x86_​642 x 11,1004,37603.10. 14:27
r6s5i6861 x 11,5002,99203.10. 14:28
r6s6i6861 x 11,6003,19103.10. 14:29
r6s7i6862 x 12,3009,17603.10. 14:29
r6s8x86_​642 x 22,30018,35603.10. 14:30
r7s0x86_​642 x 22,30018,40003.10. 14:30
r7s1x86_​644 x 11,60012,84003.10. 14:31
r7s2sarm​v7l4 x 11,50072013.07. 02:16
r7s3arm​v6l1 x 1700503.10. 14:31
r7s3sarm​v7l4 x 11,40035603.10. 14:33
r7s4arm​v7l1 x 153635103.10. 14:34
r7s4sarm​v7l4 x 11,5001,08003.10. 14:35
r7s5i6861 x 11,3002,59303.10. 14:35
r7s6arm​v7l1 x 11,00039828.02. 14:10
r7s7x86_​644 x 11,60012,76703.10. 14:36
r7s7sx86_​642 x 22,30018,39603.10. 14:37
r7s8arm​v7l1 x 11,00099503.10. 14:37
r7s8sarm​v7l1 x 11,00079603.10. 14:39
r8s0x86_​642 x 22,30018,40003.10. 14:39
r8s1i5861 x 130060103.10. 14:40
r8s2x86_​642 x 22,10016,76003.10. 14:41
r8s2sx86_​642 x 22,10016,76003.10. 14:42
r8s3x86_​644 x 12,66721,27603.10. 14:42
r8s4x86_​644 x 21,60028,80003.10. 14:43
r8s4sx86_​644 x 21,60028,80003.10. 14:45
r8s5i6864 x 23,40054,39203.10. 14:46
r8s6arm​v7l1 x 150049803.10. 14:46
r8s7x86_​642 x 12,70010,77603.10. 14:47
r8s7sx86_​642 x 13,30013,19803.10. 14:47
r8s8x86_​642 x 11,3005,14403.10. 14:48
r9s0x86_​642 x 22,30018,40003.10. 14:48
r9s1x86_​642 x 12,0003,99203.10. 14:49
r9s1sarm​v7l1 x 101,25014.04. 18:03
r9s2x86_​644 x 11,60012,74803.10. 14:50
r9s2sx86_​644 x 11,60012,74830.08. 17:02
r9s3x86_​644 x 11,60012,74803.10. 14:50
r9s3sx86_​644 x 13,00024,00003.10. 14:51
r9s4i6861 x 21,0003,98803.10. 14:51
r9s4sx86_​642 x 11,3335,34703.10. 14:52
r9s5x86_​642 x 12,70010,77413.07. 03:15
r9s5sx86_​642 x 13,50013,99803.10. 14:53
r9s6x86_​642 x 23,00023,94403.10. 14:53
r9s7arm​v7l2 x 11,000003.10. 14:54
r9s8sarm​v7l1 x 180079603.10. 14:54
ras0x86_​642 x 22,30018,41703.10. 14:55
ras1i6861 x 11,4002,79903.10. 14:56
ras2x86_​642 x 11,0674,26603.10. 14:56
ras3aarch​648 x 12,0004,00003.10. 14:56
ras3sarm​v7l1 x 11,30084003.10. 14:57
ras4arm​v7l1 x 150039803.10. 14:57
ras4sarm​v7l1 x 160059707.02. 02:45
ras5arm​v7l2 x 11,0002403.10. 14:58
ras5sarm​v7l2 x 11,0002403.10. 14:58
ras6arm​v7l1 x 11,0001,98703.10. 14:59
ras6sarm​v7l1 x 11,0001,98703.10. 14:59
ras7ppc1 x 13966503.10. 15:00
ras8x86_​644 x 11,60014,40003.10. 15:00
ras8sx86_​644 x 11,60012,74803.10. 15:01
rbs0i6862 x 22,50017,60003.10. 15:01
rbs1x86_​644 x 13,10028,80003.10. 15:02
rbs2x86_​644 x 23,20051,20003.10. 15:03
rbs2sx86_​641 x 13,500007.09. 15:06
rbs3arm​v7l4 x 19962430.09. 15:32
rbs3sarm​v7l4 x 11,40035603.10. 15:03
rbs4x86_​644 x 11,2009,60003.10. 15:04
rbs4sx86_​644 x 11,60012,74803.10. 15:05
rbs5i6864 x 2049,16803.10. 15:05
rbs5saarch​644 x 11,6006403.10. 15:06
rbs6x86_​644 x 11,91515,32403.10. 15:06
rbs6sx86_​642 x 11,3335,33203.10. 15:07
rbs7arm​v7l4 x 19961203.10. 15:08
rbs7sarm​v7l4 x 19962403.10. 15:09
rbs8arm​v7l2 x 16662,65003.10. 15:09
rbs8sx86_​644 x 22,40038,70403.10. 15:10
rcs0x86_​648 x 22,40077,36803.10. 15:11
rcs1x86_​646 x 23,46783,37603.10. 15:12
rcs2x86_​642 x 12,80011,23203.10. 15:13
rcs3i6862 x 11,4005,58603.10. 15:13
rcs3sx86_​644 x 23,30052,69603.10. 15:14
rcs4x86_​642 x 11,1004,37603.10. 15:16
rcs4sx86_​644 x 11,1008,75203.10. 15:17
rcs5x86_​642 x 12,80011,19803.10. 15:18
rcs5sx86_​642 x 12,80011,19803.10. 15:19
rcs6x86_​644 x 23,50063,99203.10. 15:19
rcs7x86_​642 x 21,80014,39603.10. 15:20
rcs7sx86_​644 x 11,50011,98003.10. 15:21
rcs8x86_​6416 x 23,700217,15203.10. 15:25
rcs8sx86_​644 x 23,30052,79203.10. 15:25
rds0x86_​644 x 21,80031,99203.10. 15:26
rds1x86_​644 x 11,91015,32403.10. 15:26
rds2x86_​644 x 11,91015,32403.10. 15:27
rds3x86_​644 x 11,91015,32403.10. 15:27
rds4x86_​644 x 11,91015,32403.10. 15:28
rds5x86_​644 x 11,60012,74803.10. 15:29
rds6x86_​644 x 11,60012,74803.10. 15:29
rds7x86_​644 x 11,60012,74803.10. 15:30
rds8x86_​644 x 11,60012,74803.10. 15:30
res0x86_​644 x 21,80031,99203.10. 15:31
res1x86_​644 x 11,60014,40003.10. 15:32
res1sx86_​644 x 11,60014,40003.10. 15:33
res2x86_​644 x 11,60014,40003.10. 15:34
res3x86_​644 x 12,00015,97203.10. 15:35
res3saarch​640 x 1 x 11,0001,60003.10. 15:35
res4x86_​644 x 11,90015,05225.10. 03:17
res5x86_​642 x 22,20019,20003.10. 15:36
res5sx86_​642 x 22,20019,20003.10. 15:36
res6x86_​644 x 11,1008,75203.10. 15:37
res6saarch​644 x 101,60003.10. 15:38
res7arm​v7l0 x 1 x 11,0001203.10. 15:39
res7sarm​v7l0 x 1 x 11,0001203.10. 15:39
res8x86_​644 x 11,90015,05203.10. 15:40
res8sx86_​644 x 11,90015,05203.10. 15:41
 

Valid XHTML 1.0 Transitional