You are here: Home / Projects / OSADL QA Farm Real-time / CPUs under test / 
2024-05-19 - 20:10

Dates and Events:

OSADL Articles:

2023-11-12 12:00

Open Source License Obligations Checklists even better now

Import the checklists to other tools, create context diffs and merged lists


2023-03-01 12:00

Embedded Linux distributions

Results of the online "wish list"


2022-01-13 12:00

Phase #3 of OSADL project on OPC UA PubSub over TSN successfully completed

Another important milestone on the way to interoperable Open Source real-time Ethernet has been reached


2021-02-09 12:00

Open Source OPC UA PubSub over TSN project phase #3 launched

Letter of Intent with call for participation is now available



OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (by cores) - (x86 CPU strings)

BoxArchCores ↑MHzBogo​MIPSEffective
res7sarm​v7l0 x 1 x 11,0001212.01. 05:12
r2s3sarm​v7l0 x 1 x 16001,20019.05. 14:12
r4s6sarm​v7l0 x 1 x 11,0006619.05. 15:08
r2s3arm​v7l0 x 1 x 162462419.05. 14:11
res3saarch​640 x 1 x 11,0001,60019.05. 18:13
res7arm​v7l0 x 1 x 11,0001219.05. 18:23
rfs4arm​v7l1 x 180080019.05. 18:29
r8s6arm​v7l1 x 150049819.05. 16:25
r5s7sarm​v7l1 x 15286419.05. 15:38
ras3sarm​v7l1 x 11,30084019.05. 16:57
r2s5ppc1 x 13966627.03. 13:43
r5s5sarm​v7l1 x 160060019.05. 15:29
r3s2riscv641 x 11,00028419.05. 14:25
r1s7arm​v6l1 x 11,00053019.05. 14:02
r5s7arm​v7l1 x 15286419.05. 15:36
r7s3arm​v6l1 x 1700519.05. 15:56
rfs6arm​v7l1 x 16671,33219.05. 18:42
r9s1sarm​v7l1 x 101,25014.04. 18:03
r3s6x86_​641 x 11,6603,33319.05. 14:39
r5s5arm​v7l1 x 160059719.05. 15:27
ras4sarm​v7l1 x 160059707.02. 02:45
r3s5i5861 x 113326519.05. 14:35
r3s7i6861 x 15331,06619.05. 14:42
r4s5arm​v7l1 x 1500019.05. 15:04
r4s8arm​v7l1 x 140039819.05. 15:14
rbs2sx86_​641 x 13,500007.09. 15:06
ras6sarm​v7l1 x 11,0001,98719.05. 17:02
r9s8sarm​v7l1 x 180079619.05. 16:50
r2s2arm​v7l1 x 172049919.05. 14:10
r4s2sarm​v7l1 x 180053019.05. 14:53
r7s8arm​v7l1 x 11,00099519.05. 16:10
r5s6ppc1 x 153313319.05. 15:35
r7s4arm​v7l1 x 153634819.05. 16:01
r4s2arm​v7l1 x 180079619.05. 14:51
r4s3i5861 x 150099619.05. 14:57
r6s6i6861 x 11,6003,19119.05. 15:50
r2s6i6861 x 11,5002,99919.05. 14:13
r6s5i6861 x 11,5002,99219.05. 15:48
r2s8ppc1 x 14006619.05. 14:21
ras1i6861 x 11,4002,79919.05. 16:53
ras4arm​v7l1 x 150039819.05. 16:58
r4s3si6861 x 11,4662,93219.05. 14:59
r4s8sarm​v7l1 x 140039819.05. 03:12
rfs4sarm​v7l1 x 180080019.05. 18:36
r7s6arm​v7l1 x 11,00039828.02. 14:10
r8s1i5861 x 135070119.05. 16:14
r7s5i6861 x 11,3002,59319.05. 16:04
r2s1arm​v5tejl1 x 120019919.05. 14:07
r7s8sarm​v7l1 x 11,00059719.05. 16:11
r2s4mips​641 x 180053124.12. 13:46
ras7ppc1 x 13966519.05. 17:03
rfs6sarm​v7l1 x 16671,33219.05. 18:43
r9s4i6861 x 21,0003,99019.05. 16:38
rcs5x86_​642 x 12,80011,19819.05. 17:41
rbs6sx86_​642 x 11,3335,33219.05. 17:20
r1s4sarm​v7l2 x 14004819.05. 13:59
rcs3i6862 x 11,4005,58619.05. 17:33
rcs5sx86_​642 x 12,80011,19819.05. 17:44
r9s1x86_​642 x 12,0003,99219.05. 16:32
rcs2x86_​642 x 12,80011,23219.05. 17:31
rbs8arm​v7l2 x 16662,65019.05. 17:25
rcs4x86_​642 x 11,1004,37619.05. 17:37
r3s5sppc2 x 11,20040019.05. 14:38
r6s1x86_​642 x 12,0007,97819.05. 15:42
r6s4x86_​642 x 11,1004,37619.05. 15:46
r1s8i6861 x 21,6006,39819.05. 14:03
r1s4arm​v7l2 x 11,2004819.05. 13:58
r9s5sx86_​642 x 13,50013,99819.05. 16:46
r9s5x86_​642 x 12,70010,77413.07. 03:15
ras5arm​v7l2 x 11,0002419.05. 16:59
r9s4sx86_​642 x 11,3335,34719.05. 16:44
r8s7sx86_​642 x 13,30013,19819.05. 16:27
r4s7sx86_​642 x 11,8337,33219.05. 15:12
ras5sarm​v7l2 x 11,0002419.05. 17:00
r6s2x86_​642 x 11,6679,57819.05. 15:43
r8s7x86_​642 x 12,70010,77619.05. 16:26
r6s7i6862 x 12,3009,17611.01. 02:44
r8s8x86_​642 x 11,3005,14419.05. 16:29
r9s7arm​v7l2 x 11,000019.05. 16:49
ras2x86_​642 x 11,0674,26619.05. 16:54
r1s6x86_​642 x 22,13017,06419.05. 14:01
r6s8x86_​642 x 22,30018,35619.05. 15:52
r4s0x86_​642 x 22,30018,39619.05. 14:44
r8s2x86_​642 x 22,10016,76019.05. 16:16
r5s0x86_​642 x 22,20017,58219.05. 03:13
res5sx86_​642 x 22,20019,20019.05. 18:18
r9s6x86_​642 x 23,00023,94419.05. 16:47
rcs7x86_​642 x 21,80014,39619.05. 17:45
r1s6sx86_​642 x 21,66713,33219.05. 02:00
r5s4x86_​642 x 22,53020,26419.05. 15:22
r7s0x86_​642 x 22,30018,40019.05. 15:53
r8s2sx86_​642 x 22,10016,76019.05. 16:17
res5x86_​642 x 22,20019,20019.05. 18:16
ras0x86_​642 x 22,30018,41619.05. 16:52
r9s0x86_​642 x 22,30018,40019.05. 16:31
rbs0i6862 x 22,50017,60019.05. 17:07
r3s6sx86_​642 x 22,66721,33219.05. 14:40
r0s7sx86_​642 x 23,70029,52819.05. 13:45
r8s0x86_​642 x 22,30018,40019.05. 16:12
r1s1x86_​642 x 22,60021,69619.05. 13:52
r5s4sx86_​642 x 22,53020,26419.05. 15:24
r4s4ppc4 x 11,20049819.05. 15:00
r3s1i6864 x 12,40019,12719.05. 14:24
r7s7sx86_​642 x 22,30018,39619.05. 16:07
rds3x86_​644 x 11,91015,32419.05. 17:59
r2s6saarch​644 x 11,3506419.05. 14:16
rds4x86_​644 x 11,91015,32419.05. 18:00
rds2x86_​644 x 11,91015,32419.05. 17:57
res3x86_​644 x 12,00015,97219.05. 18:11
rbs6x86_​644 x 11,91515,32419.05. 17:18
r9s2sx86_​644 x 11,60012,74830.08. 17:02
rbs3sarm​v7l4 x 11,40035619.05. 17:12
r7s7x86_​644 x 11,60012,76719.05. 16:06
r1s5aarch​644 x 11,20079619.05. 14:00
rbs7arm​v7l4 x 19962819.05. 17:22
r1s2sx86_​644 x 12,30028,00019.05. 13:55
rfs1aarch​644 x 11,50043219.05. 18:28
res1sx86_​644 x 11,60014,40019.05. 18:09
rds7x86_​644 x 11,60012,74819.05. 18:04
rfs2aarch​644 x 11,50043219.05. 18:29
r8s3x86_​644 x 12,66721,28019.05. 16:19
r2s0x86_​644 x 13,10024,80019.05. 14:05
r1s2x86_​644 x 12,30028,00019.05. 13:53
r4s7i6864 x 11,83314,66419.05. 15:11
r7s2sarm​v7l4 x 11,50072013.07. 02:16
rds1x86_​644 x 11,91015,32419.05. 17:56
rds5x86_​644 x 11,60012,74819.05. 18:02
ras8x86_​644 x 11,60014,40019.05. 17:04
r9s3x86_​644 x 11,60012,74819.05. 16:35
r1s3sx86_​644 x 12,60020,88826.10. 13:42
r9s2x86_​644 x 11,60012,74819.05. 16:34
r1s0x86_​644 x 13,10024,80019.05. 13:50
rcs7sx86_​644 x 11,50011,98019.05. 17:47
r1s8sx86_​644 x 11,90015,19619.05. 14:05
rds6x86_​644 x 11,60012,74819.05. 18:03
res8sx86_​644 x 11,90015,05219.05. 18:26
ras8sx86_​644 x 11,60012,74819.05. 17:06
r5s2x86_​644 x 12,70021,69919.05. 15:16
rbs4sx86_​644 x 11,60012,74819.05. 17:15
rcs4sx86_​644 x 11,1008,75219.05. 17:39
r1s3x86_​644 x 12,80022,42419.05. 13:56
res2x86_​644 x 11,60014,40019.05. 18:10
rbs3arm​v7l4 x 19962819.05. 17:11
r3s2sriscv644 x 1028419.05. 14:27
res8x86_​644 x 11,90015,05219.05. 18:24
res1x86_​644 x 11,60014,40019.05. 18:08
r7s3sarm​v7l4 x 11,40035619.05. 15:58
rds8x86_​644 x 11,60012,74819.05. 18:06
rbs4x86_​644 x 11,2009,60019.05. 17:15
r7s4sarm​v7l4 x 11,5001,08019.05. 16:03
rbs2x86_​644 x 12,00015,97219.05. 17:09
res4sx86_​644 x 11,90015,05219.05. 18:15
r4s5saarch​644 x 11,60020027.03. 14:13
res6x86_​644 x 11,1008,75219.05. 18:19
r5s3sx86_​644 x 11,60012,74819.05. 15:20
r4s1sarm​v7l4 x 11,5001,08019.05. 14:48
r7s1x86_​644 x 11,60012,84019.05. 15:55
rbs1x86_​644 x 12,00015,97219.05. 17:08
r4s1arm​v7l4 x 11,50079219.05. 14:46
r2s7aarch​644 x 12,40043219.05. 14:16
rbs7sarm​v7l4 x 19962419.05. 17:23
r9s3sx86_​644 x 13,00024,00019.05. 16:36
res4x86_​644 x 11,90015,05219.05. 18:14
res6saarch​644 x 101,60019.05. 18:21
rbs5saarch​644 x 11,6006419.05. 17:17
r3s4aarch​646 x 11,3009619.05. 14:30
r3s8i6866 x 13,20038,52619.05. 14:43
r5s1x86_​646 x 13,33340,09219.05. 15:15
rbs5i6864 x 2049,53919.05. 17:16
rcs6x86_​644 x 23,50063,99211.05. 17:51
r4s6x86_​644 x 23,40054,25619.05. 15:05
r8s5i6864 x 23,40054,40019.05. 16:24
r0s1x86_​644 x 22,30055,99219.05. 13:12
res0x86_​644 x 21,80031,99219.05. 18:07
r8s4sx86_​644 x 21,60028,80019.05. 16:22
rcs3sx86_​644 x 23,30052,69619.05. 17:34
rds0x86_​644 x 21,80031,99219.05. 17:55
r5s2sx86_​644 x 24,00063,86312.04. 01:34
r0s3sx86_​644 x 23,60067,20019.05. 13:22
rbs8sx86_​644 x 22,40038,70419.05. 05:24
r5s3x86_​644 x 22,00031,87219.05. 15:19
r0s1sx86_​644 x 23,30052,67219.05. 13:13
r0s0x86_​644 x 22,50040,00019.05. 13:10
r0s2x86_​644 x 23,50055,86419.05. 13:14
r6s3x86_​644 x 22,20035,12019.05. 15:44
rcs8sx86_​644 x 23,30052,79219.05. 05:54
r8s4x86_​644 x 21,60028,80019.05. 16:20
r3s0i6864 x 23,50055,99219.05. 14:22
ras3aarch​648 x 12,0004,00019.05. 16:56
ras6aarch​648 x 12,0003,20019.05. 17:01
r0s2sx86_​6410 x 13,70073,99019.05. 13:16
r3s3x86_​646 x 23,33379,99219.05. 14:28
rcs1x86_​646 x 23,46783,37619.05. 17:29
r0s8sx86_​646 x 23,47083,38819.05. 13:49
r0s6x86_​648 x 23,600115,20019.05. 13:35
r0s4sx86_​648 x 23,600115,20019.05. 13:25
r0s5sx86_​648 x 23,600115,20019.05. 13:29
r0s4x86_​648 x 23,600115,20019.05. 13:24
r0s7x86_​648 x 23,600115,20019.05. 13:40
r0s8x86_​648 x 23,600115,20019.05. 13:46
r0s3x86_​648 x 23,600115,20019.05. 13:17
r0s5x86_​648 x 23,500115,20019.05. 13:27
rcs0x86_​648 x 22,40076,60019.05. 17:27
r0s6sx86_​6410 x 23,700147,98019.05. 13:36
rfs0x86_​6416 x 22,000128,00019.05. 18:27
rcs8x86_​6416 x 23,700217,15219.05. 17:53
r6s0x86_​642 x 10 x 21,700136,18019.05. 15:40
 

Valid XHTML 1.0 Transitional