You are here: Home / Projects / OSADL QA Farm Real-time / 
2025-07-12 - 21:53
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (x86 CPU strings, Intel names)

Box ↑ArchCoresMHzBogo​MIPSEffective
r0s0x86_​644 x 22,50040,00012.07. 13:10
r0s0sx86_​644 x 23,40054,39212.07. 13:10
r0s1x86_​644 x 22,30056,00012.07. 13:11
r0s1sx86_​644 x 23,30052,79212.07. 13:11
r0s2x86_​644 x 23,50055,86412.07. 13:12
r0s2sx86_​6410 x 13,70073,99012.07. 13:12
r0s3x86_​648 x 23,600115,20012.07. 13:13
r0s3sx86_​644 x 23,60067,20012.07. 13:15
r0s4x86_​648 x 23,600115,20012.07. 13:16
r0s4sx86_​648 x 23,600115,20012.07. 13:16
r0s5x86_​648 x 23,500115,20012.07. 13:17
r0s5sx86_​648 x 23,600115,20012.07. 13:18
r0s6x86_​648 x 23,600115,20028.02. 13:18
r0s6sx86_​6410 x 23,700147,98012.07. 13:19
r0s7x86_​648 x 23,600115,20012.07. 13:21
r0s7sx86_​642 x 23,70029,53223.05. 13:21
r0s8x86_​648 x 23,600115,20012.07. 13:22
r0s8sx86_​646 x 23,47083,37612.07. 13:22
r1s0x86_​644 x 13,10024,80012.07. 13:23
r1s1x86_​642 x 22,60021,69612.07. 13:24
r1s2x86_​644 x 12,30028,00012.07. 13:24
r1s2sx86_​644 x 12,30028,00012.07. 13:25
r1s3x86_​644 x 12,80022,42412.07. 13:26
r1s3sx86_​644 x 12,60020,88826.10. 13:42
r1s4arm​v7l2 x 11,2004812.07. 13:26
r1s4sarm​v7l2 x 14004812.07. 13:27
r1s5aarch​644 x 11,20079612.07. 13:27
r1s6x86_​642 x 22,13017,06412.07. 13:28
r1s6sx86_​642 x 21,66713,33212.07. 13:28
r1s7arm​v6l1 x 11,66753012.07. 13:29
r1s8i6861 x 21,6006,39812.07. 13:30
r1s8sx86_​644 x 11,90015,19612.07. 13:31
r2s0x86_​644 x 13,10024,80012.07. 13:31
r2s1arm​v5tejl1 x 120019912.07. 13:32
r2s2arm​v7l1 x 172049912.07. 13:35
r2s3arm​v7l0 x 1 x 162462412.07. 13:36
r2s3sarm​v7l0 x 2 x 16001,20012.07. 13:36
r2s4mips​641 x 180053124.12. 13:46
r2s5ppc1 x 13966612.07. 13:37
r2s5sarm​v7l4 x 11,20015212.07. 13:38
r2s6i6861 x 11,5002,99912.07. 13:39
r2s6saarch​644 x 11,3506412.07. 13:39
r2s7aarch​644 x 12,40043212.07. 13:40
r2s7saarch​644 x 11,50043212.07. 13:41
r2s8ppc1 x 14006612.07. 13:41
r3s0i6864 x 23,50055,99212.07. 13:42
r3s1i6864 x 12,40019,12712.07. 13:43
r3s2riscv641 x 11,00028412.07. 13:43
r3s2sriscv644 x 1028412.07. 13:44
r3s3x86_​646 x 23,33380,00412.07. 13:45
r3s3sx86_​644 x 13,40011,98012.07. 13:46
r3s4aarch​646 x 11,3009612.07. 13:46
r3s5i5861 x 113326512.07. 13:47
r3s5sppc2 x 11,20040012.07. 13:48
r3s6x86_​641 x 21,6606,66612.07. 13:49
r3s6sx86_​642 x 22,66721,33212.07. 13:50
r3s7i6861 x 15331,06612.07. 13:50
r3s8i6864 x 13,20027,36512.07. 13:51
r4s0x86_​642 x 22,30018,40012.07. 13:52
r4s1arm​v7l4 x 11,50072012.07. 13:53
r4s1sarm​v7l4 x 11,50086412.07. 13:53
r4s2arm​v7l1 x 180079612.07. 13:54
r4s2sarm​v7l1 x 180053012.07. 13:55
r4s3i5861 x 150099612.07. 13:57
r4s3si6861 x 11,4662,93228.07. 02:17
r4s4ppc4 x 11,20049812.07. 13:58
r4s5arm​v7l1 x 1500012.07. 14:02
r4s5saarch​644 x 11,60020012.07. 14:02
r4s6x86_​644 x 23,40054,25612.07. 14:02
r4s6sarm​v7l0 x 1 x 11,0006612.07. 14:04
r4s7i6864 x 11,83314,66412.07. 14:05
r4s7sx86_​642 x 11,8337,33212.07. 14:05
r4s8arm​v7l1 x 140039812.07. 14:06
r4s8sarm​v7l1 x 140039812.07. 14:07
r5s0x86_​642 x 22,20017,58212.07. 14:07
r5s1x86_​648 x 13,33353,44812.07. 14:08
r5s2x86_​644 x 12,70021,69912.07. 14:08
r5s2sx86_​644 x 24,00063,86312.04. 01:34
r5s3x86_​644 x 22,00031,87212.07. 14:09
r5s3sx86_​644 x 11,60012,74812.07. 14:10
r5s4x86_​642 x 22,53020,26412.07. 14:11
r5s4sx86_​642 x 22,53020,26412.07. 14:11
r5s5arm​v7l1 x 160059712.07. 14:12
r5s5sarm​v7l1 x 160060012.07. 14:14
r5s6ppc1 x 153313312.07. 14:17
r5s7arm​v7l1 x 15286412.07. 14:18
r5s7sarm​v7l1 x 15286412.07. 14:19
r5s8x86_​644 x 12,00015,97212.07. 14:21
r6s0x86_​642 x 10 x 21,700136,18012.07. 14:21
r6s1x86_​642 x 12,0007,97812.07. 14:22
r6s2x86_​642 x 11,6679,57812.07. 14:23
r6s3x86_​644 x 22,20035,12012.07. 14:23
r6s4x86_​642 x 11,1004,37612.07. 14:24
r6s5i6861 x 11,5001,12212.07. 14:47
r6s6i6861 x 11,6003,19212.07. 14:48
r6s7i6862 x 12,3009,17612.07. 14:49
r6s8x86_​642 x 22,30018,35612.07. 14:49
r7s0x86_​642 x 22,30018,40012.07. 14:50
r7s1x86_​644 x 11,60012,83912.07. 14:50
r7s2aarch​642 x 11,7009612.07. 14:51
r7s2sriscv644 x 1028412.07. 14:51
r7s3arm​v6l1 x 1700512.07. 14:53
r7s3sarm​v7l4 x 11,40035612.07. 14:54
r7s4arm​v7l1 x 153634812.07. 14:55
r7s4sarm​v7l4 x 11,5001,08012.07. 14:56
r7s5i6861 x 11,3002,59312.07. 14:56
r7s6arm​v7l1 x 11,00039828.02. 14:10
r7s7x86_​644 x 11,60012,76712.07. 14:57
r7s7sx86_​642 x 22,30018,39612.07. 14:57
r7s8arm​v7l1 x 11,00099512.07. 14:58
r7s8sarm​v7l1 x 11,00099612.07. 14:59
r8s0x86_​642 x 22,30018,40012.07. 15:00
r8s1i5861 x 135070112.07. 15:01
r8s3x86_​644 x 12,66721,28012.07. 15:02
r8s4x86_​644 x 21,60028,80012.07. 15:02
r8s4sx86_​644 x 21,60028,80012.07. 15:03
r8s5i6864 x 23,40054,40012.07. 15:04
r8s6arm​v7l1 x 150049812.07. 15:04
r8s6sx86_​644 x 13,30026,41612.07. 15:05
r8s7x86_​644 x 13,20025,49612.07. 15:06
r8s7sx86_​642 x 13,00011,98012.07. 15:06
r8s8x86_​642 x 11,3005,14412.07. 15:07
r9s0x86_​644 x 23,60057,60012.07. 15:07
r9s1x86_​642 x 12,0003,99212.07. 15:08
r9s1sarm​v7l1 x 101,25014.04. 18:03
r9s2x86_​644 x 11,60012,74812.07. 15:09
r9s2sx86_​644 x 11,60012,74830.08. 17:02
r9s3x86_​644 x 11,60012,74812.07. 15:10
r9s3sx86_​644 x 13,00024,00012.07. 15:11
r9s4i6861 x 21,0003,99012.07. 15:11
r9s4sx86_​642 x 11,3335,34712.07. 15:12
r9s5x86_​642 x 12,70010,77413.07. 03:15
r9s5sx86_​642 x 13,30013,19812.07. 15:13
r9s6x86_​642 x 23,00023,94412.07. 15:13
r9s7arm​v7l2 x 11,000012.07. 15:14
r9s8sarm​v7l1 x 180079612.07. 15:15
ras0x86_​642 x 22,30018,41812.07. 15:16
ras1i6861 x 11,4002,79912.07. 15:16
ras2x86_​642 x 11,0674,26612.07. 15:16
ras2sx86_​644 x 11,90015,05212.07. 15:17
ras3aarch​648 x 12,0004,00006.05. 03:01
ras3sarm​v7l1 x 11,30081612.07. 15:17
ras4arm​v7l1 x 150039808.05. 14:49
ras4sarm​v7l1 x 160059707.02. 02:45
ras5arm​v7l2 x 11,0002412.07. 15:18
ras5sarm​v7l2 x 11,0002412.07. 15:19
ras6aarch​648 x 12,0003,20012.07. 15:19
ras6sarm​v7l1 x 11,0001,98712.07. 15:21
ras7ppc1 x 13966512.07. 15:21
ras8x86_​644 x 11,60014,40012.07. 15:22
ras8sx86_​644 x 11,60012,74812.07. 15:22
rbs0i6862 x 22,50017,60012.07. 15:23
rbs1x86_​644 x 12,00015,97212.07. 15:24
rbs2x86_​644 x 12,00015,97212.07. 15:24
rbs2sx86_​641 x 13,500007.09. 15:06
rbs3arm​v7l4 x 19962412.07. 15:25
rbs3sarm​v7l4 x 11,40035612.07. 15:25
rbs4x86_​644 x 11,2009,60012.07. 15:26
rbs4sx86_​644 x 11,60012,74812.07. 15:27
rbs5i6864 x 2049,41512.07. 15:27
rbs5saarch​644 x 11,6006412.07. 15:28
rbs6x86_​644 x 11,91515,32412.07. 15:28
rbs6sx86_​642 x 11,3335,33229.08. 03:00
rbs7arm​v7l4 x 19961212.07. 15:30
rbs7sarm​v7l4 x 19962412.07. 15:32
rbs8arm​v7l2 x 16662,65012.07. 15:32
rbs8sx86_​644 x 22,40038,70412.07. 15:33
rcs0x86_​648 x 22,40076,60812.07. 15:35
rcs1x86_​646 x 23,46783,37612.07. 15:35
rcs2x86_​642 x 12,80011,23212.07. 15:36
rcs3i6862 x 11,4005,58612.07. 15:37
rcs3sx86_​644 x 13,30026,39612.07. 15:37
rcs4x86_​642 x 11,1004,37612.07. 15:38
rcs5x86_​642 x 12,80011,19812.07. 15:39
rcs5sx86_​642 x 12,80011,19812.07. 15:41
rcs6x86_​644 x 23,50063,99212.07. 15:41
rcs7x86_​642 x 21,80014,40012.07. 15:42
rcs7sx86_​644 x 11,50011,98012.07. 15:43
rcs8x86_​6416 x 23,700217,15212.07. 15:47
rcs8sx86_​644 x 23,30052,80012.07. 15:47
rds0x86_​644 x 21,80031,99212.07. 15:48
rds1x86_​644 x 11,60012,74812.07. 15:49
rds2x86_​644 x 11,60012,74812.07. 15:49
rds3x86_​644 x 11,60012,74812.07. 15:50
rds4x86_​644 x 11,60012,74812.07. 15:51
rds5x86_​644 x 11,60012,74812.07. 15:51
rds6x86_​644 x 11,60012,74812.07. 15:52
rds7x86_​644 x 11,60012,74812.07. 15:52
rds8x86_​644 x 11,60012,74812.07. 15:52
res0x86_​644 x 23,40054,39212.07. 15:53
res1x86_​644 x 11,60014,40012.07. 15:54
res1sx86_​644 x 11,60014,40012.07. 15:55
res2x86_​644 x 11,60014,40012.07. 15:55
res3x86_​644 x 12,00015,97212.07. 15:56
res3saarch​640 x 1 x 11,0001,60012.07. 15:56
res4x86_​644 x 11,90015,05212.07. 15:57
res4sx86_​644 x 11,90015,05212.07. 15:57
res5x86_​642 x 22,20019,20012.07. 15:58
res5sx86_​642 x 22,20019,20012.07. 15:58
res6x86_​644 x 11,1008,75212.07. 15:59
res6saarch​644 x 101,60012.07. 16:00
res7arm​v7l0 x 1 x 11,0001212.07. 16:01
res7sarm​v7l0 x 1 x 11,0001212.07. 16:01
res8x86_​644 x 11,90015,05212.07. 16:02
res8sx86_​644 x 11,90015,05212.07. 16:03
rfs0x86_​6416 x 22,000127,96812.07. 16:04
rfs1aarch​644 x 11,50043212.07. 16:04
rfs1saarch​644 x 11,50043212.07. 16:04
rfs2x86_​644 x 13,00023,99612.07. 16:05
rfs2sx86_​642 x 13,00011,99812.07. 16:05
rfs3x86_​644 x 11,60012,74812.07. 16:05
rfs3sx86_​644 x 11,60012,74812.07. 16:06
rfs4arm​v7l1 x 180080012.07. 16:07
rfs4sarm​v7l1 x 180080012.07. 16:08
rfs5aarch​644 x 11,2006412.07. 16:09
rfs5saarch​644 x 11,2006410.07. 16:03
rfs6arm​v7l1 x 16671,33212.07. 16:09
rfs6sarm​v7l1 x 16671,33212.07. 16:10
rfs7x86_​644 x 22,60041,60012.07. 16:11
rfs7sx86_​644 x 17006,44812.07. 16:12
rfs8arm​v7l1 x 11,00012004.03. 03:47
 

Valid XHTML 1.0 Transitional