You are here: Home / Projects / OSADL QA Farm Real-time / 
2024-05-06 - 19:39
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (x86 CPU strings, Intel names)

Box ↑ArchCoresMHzBogo​MIPSEffective
r0s0x86_​644 x 22,50040,00006.05. 13:10
r0s1x86_​644 x 22,30055,99206.05. 13:11
r0s1sx86_​644 x 23,30052,67206.05. 13:12
r0s2x86_​644 x 23,50055,86406.05. 13:14
r0s2sx86_​6410 x 13,70073,99006.05. 13:16
r0s3x86_​648 x 23,600115,20006.05. 13:17
r0s3sx86_​644 x 23,60067,20006.05. 13:21
r0s4x86_​648 x 23,600115,20006.05. 13:23
r0s4sx86_​648 x 23,600115,20006.05. 13:25
r0s5x86_​648 x 23,500115,20006.05. 13:26
r0s5sx86_​648 x 23,600115,20006.05. 13:29
r0s6x86_​648 x 23,600115,20006.05. 13:33
r0s6sx86_​6410 x 23,700147,98006.05. 13:36
r0s7x86_​648 x 23,600115,20006.05. 13:39
r0s7sx86_​642 x 23,70029,52806.05. 13:43
r0s8x86_​648 x 23,600115,20006.05. 13:45
r0s8sx86_​646 x 23,47083,38806.05. 13:47
r1s0x86_​644 x 13,10024,79606.05. 13:48
r1s1x86_​642 x 22,60021,69606.05. 01:50
r1s2x86_​644 x 12,30028,00006.05. 13:50
r1s2sx86_​644 x 12,30028,00006.05. 13:52
r1s3x86_​644 x 12,80022,42406.05. 13:53
r1s3sx86_​644 x 12,60020,88826.10. 13:42
r1s4arm​v7l2 x 11,2004806.05. 13:55
r1s4sarm​v7l2 x 14004806.05. 13:56
r1s5aarch​644 x 11,20079606.05. 13:57
r1s6x86_​642 x 22,13017,06406.05. 13:59
r1s6sx86_​642 x 21,66713,33206.05. 14:00
r1s7arm​v6l1 x 11,66753006.05. 14:02
r1s8i6861 x 21,6006,39806.05. 14:02
r1s8sx86_​644 x 11,90015,19606.05. 14:04
r2s0x86_​644 x 13,10024,80006.05. 14:05
r2s1arm​v5tejl1 x 120019906.05. 14:06
r2s2arm​v7l1 x 172049906.05. 14:07
r2s3arm​v7l0 x 1 x 162462406.05. 14:08
r2s3sarm​v7l0 x 1 x 16001,20006.05. 14:10
r2s4mips​641 x 180053124.12. 13:46
r2s5ppc1 x 13966627.03. 13:43
r2s6i6861 x 11,5002,99906.05. 14:11
r2s6saarch​644 x 11,3506406.05. 14:12
r2s7aarch​644 x 12,40043206.05. 14:13
r2s7saarch​644 x 11,50043206.05. 14:15
r2s8ppc1 x 14006606.05. 14:17
r3s0i6864 x 23,50055,99206.05. 02:23
r3s1i6864 x 12,40019,12706.05. 14:18
r3s2riscv641 x 11,00028406.05. 14:20
r3s2sriscv644 x 1028406.05. 14:21
r3s3x86_​646 x 23,33379,99206.05. 14:22
r3s4aarch​646 x 11,3009606.05. 14:24
r3s5i5861 x 113326506.05. 14:28
r3s5sppc2 x 11,20040006.05. 14:31
r3s6x86_​641 x 11,6603,33306.05. 14:32
r3s6sx86_​642 x 22,66721,33206.05. 14:33
r3s7i6861 x 15331,06606.05. 14:35
r3s8i6866 x 13,20038,52606.05. 14:36
r4s0x86_​642 x 22,30018,39606.05. 14:37
r4s1arm​v7l4 x 11,5001,08006.05. 14:39
r4s1sarm​v7l4 x 11,5001,08006.05. 14:41
r4s2arm​v7l1 x 180079606.05. 14:44
r4s2sarm​v7l1 x 180053006.05. 14:46
r4s3i5861 x 150099606.05. 14:50
r4s3si6861 x 11,4662,93206.05. 14:51
r4s4ppc4 x 11,20049806.05. 14:53
r4s5arm​v7l1 x 1500006.05. 03:03
r4s5saarch​644 x 11,60020027.03. 14:13
r4s6x86_​644 x 23,40054,25605.05. 14:55
r4s6sarm​v7l0 x 1 x 11,0006606.05. 15:03
r4s7i6864 x 11,83314,66406.05. 15:05
r4s7sx86_​642 x 11,8337,33206.05. 15:06
r4s8arm​v7l1 x 140039806.05. 15:07
r4s8sarm​v7l1 x 140039806.05. 15:08
r5s0x86_​642 x 22,20017,58206.05. 15:09
r5s1x86_​646 x 13,33340,09206.05. 15:10
r5s2x86_​644 x 12,70021,69906.05. 15:11
r5s2sx86_​644 x 24,00063,86312.04. 01:34
r5s3x86_​644 x 22,00031,87206.05. 15:13
r5s3sx86_​644 x 11,60012,74806.05. 15:15
r5s4x86_​642 x 22,53020,26406.05. 15:16
r5s4sx86_​642 x 22,53020,26406.05. 15:18
r5s5arm​v7l1 x 160059706.05. 15:21
r5s5sarm​v7l1 x 160060001.05. 15:04
r5s6ppc1 x 153313306.05. 15:23
r5s7arm​v7l1 x 15286406.05. 15:24
r5s7sarm​v7l1 x 15284806.05. 15:27
r6s0x86_​642 x 10 x 21,700136,18006.05. 15:29
r6s1x86_​642 x 12,0007,97806.05. 15:30
r6s2x86_​642 x 11,6679,57806.05. 15:32
r6s3x86_​644 x 22,20035,12006.05. 15:33
r6s4x86_​642 x 11,1004,37606.05. 15:35
r6s5i6861 x 11,5001,12206.05. 15:36
r6s6i6861 x 11,6003,19106.05. 15:38
r6s7i6862 x 12,3009,17611.01. 02:44
r6s8x86_​642 x 22,30018,35606.05. 15:40
r7s0x86_​642 x 22,30018,40006.05. 15:41
r7s1x86_​644 x 11,60012,84006.05. 15:42
r7s2sarm​v7l4 x 11,50072013.07. 02:16
r7s3arm​v6l1 x 1700506.05. 15:43
r7s3sarm​v7l4 x 11,40035606.05. 15:46
r7s4arm​v7l1 x 153634806.05. 15:48
r7s4sarm​v7l4 x 11,5001,08006.05. 15:50
r7s5i6861 x 11,300006.05. 15:51
r7s6arm​v7l1 x 11,00039828.02. 14:10
r7s7x86_​644 x 11,60012,76706.05. 15:52
r7s7sx86_​642 x 22,30018,39606.05. 15:54
r7s8arm​v7l1 x 11,00099506.05. 15:56
r7s8sarm​v7l1 x 11,00099606.05. 15:58
r8s0x86_​642 x 22,30018,40006.05. 15:58
r8s1i5861 x 135070106.05. 16:00
r8s2x86_​642 x 22,10016,76006.05. 16:01
r8s2sx86_​642 x 22,10016,76006.05. 16:03
r8s3x86_​644 x 12,66721,28006.05. 16:05
r8s4x86_​644 x 21,60028,80006.05. 16:06
r8s4sx86_​644 x 21,60028,80006.05. 16:08
r8s5i6864 x 23,40054,40006.05. 16:10
r8s6arm​v7l1 x 150049806.05. 16:12
r8s7x86_​642 x 12,70010,77606.05. 16:13
r8s7sx86_​642 x 13,30013,19806.05. 16:15
r8s8x86_​642 x 11,3005,14406.05. 16:17
r9s0x86_​642 x 22,30018,40006.05. 16:18
r9s1x86_​642 x 12,0003,99206.05. 16:20
r9s1sarm​v7l1 x 101,25014.04. 18:03
r9s2x86_​644 x 11,60012,74806.05. 16:22
r9s2sx86_​644 x 11,60012,74830.08. 17:02
r9s3x86_​644 x 11,60012,74806.05. 16:24
r9s3sx86_​644 x 13,00024,00006.05. 16:25
r9s4i6861 x 21,0003,99006.05. 16:27
r9s4sx86_​642 x 11,3335,34706.05. 16:33
r9s5x86_​642 x 12,70010,77413.07. 03:15
r9s5sx86_​642 x 13,50013,99806.05. 16:35
r9s6x86_​642 x 23,00023,94406.05. 16:36
r9s7arm​v7l2 x 11,000006.05. 16:38
r9s8sarm​v7l1 x 180079606.05. 16:39
ras0x86_​642 x 22,30018,41606.05. 16:41
ras1i6861 x 11,4002,79906.05. 16:42
ras2x86_​642 x 11,0674,26606.05. 16:43
ras3aarch​648 x 12,0004,00006.05. 16:45
ras3sarm​v7l1 x 11,30084006.05. 16:46
ras4arm​v7l1 x 150039806.05. 16:46
ras4sarm​v7l1 x 160059707.02. 02:45
ras5arm​v7l2 x 11,0002406.05. 16:47
ras5sarm​v7l2 x 11,0002406.05. 16:48
ras6aarch​648 x 12,0003,20006.05. 16:49
ras6sarm​v7l1 x 11,0001,98706.05. 16:51
ras7ppc1 x 13966506.05. 16:52
ras8x86_​644 x 11,60014,40006.05. 16:53
ras8sx86_​644 x 11,60012,74806.05. 16:55
rbs0i6862 x 22,50017,60006.05. 16:56
rbs1x86_​644 x 12,00015,97206.05. 16:58
rbs2x86_​644 x 12,00015,97206.05. 16:59
rbs2sx86_​641 x 13,500007.09. 15:06
rbs3arm​v7l4 x 19962406.05. 17:00
rbs3sarm​v7l4 x 11,40035606.05. 17:01
rbs4x86_​644 x 11,2009,60006.05. 17:04
rbs4sx86_​644 x 11,60012,74806.05. 17:05
rbs5i6864 x 2049,53906.05. 17:06
rbs5saarch​644 x 11,6006406.05. 17:07
rbs6x86_​644 x 11,91515,32406.05. 17:07
rbs6sx86_​642 x 11,3335,33206.05. 17:09
rbs7arm​v7l4 x 19962806.05. 17:10
rbs7sarm​v7l4 x 19962406.05. 17:11
rbs8arm​v7l2 x 16662,65006.05. 17:13
rbs8sx86_​644 x 22,40038,70406.05. 17:15
rcs0x86_​648 x 22,40076,60006.05. 17:17
rcs1x86_​646 x 23,46783,37606.05. 17:19
rcs2x86_​642 x 12,80011,23206.05. 17:21
rcs3i6862 x 11,4005,58606.05. 17:22
rcs3sx86_​644 x 23,30052,69606.05. 17:24
rcs4x86_​642 x 11,1004,37606.05. 17:26
rcs4sx86_​644 x 11,1008,75206.05. 17:28
rcs5x86_​642 x 12,80011,19806.05. 17:29
rcs5sx86_​642 x 12,80011,19806.05. 17:31
rcs6x86_​644 x 23,50063,99206.05. 17:32
rcs7x86_​642 x 21,80014,39606.05. 17:33
rcs7sx86_​644 x 11,50011,98006.05. 17:34
rcs8x86_​6416 x 23,700217,15206.05. 17:40
rcs8sx86_​644 x 23,30052,79206.05. 17:42
rds0x86_​644 x 21,80031,99206.05. 17:42
rds1x86_​644 x 11,91015,32406.05. 17:43
rds2x86_​644 x 11,91015,32406.05. 17:44
rds3x86_​644 x 11,91015,32406.05. 17:45
rds4x86_​644 x 11,91015,32406.05. 17:47
rds5x86_​644 x 11,60012,74806.05. 17:48
rds6x86_​644 x 11,60012,74806.05. 17:49
rds7x86_​644 x 11,60012,74806.05. 17:50
rds8x86_​644 x 11,60012,74806.05. 17:51
res0x86_​644 x 21,80031,99206.05. 17:52
res1x86_​644 x 11,60014,40006.05. 17:53
res1sx86_​644 x 11,60014,40006.05. 17:53
res2x86_​644 x 11,60014,40006.05. 17:54
res3x86_​644 x 12,00015,97206.05. 17:55
res3saarch​640 x 1 x 11,0001,60006.05. 17:57
res4x86_​644 x 11,90015,05206.05. 17:58
res4sx86_​644 x 11,90015,05206.05. 18:00
res5x86_​642 x 22,20019,20006.05. 18:01
res5sx86_​642 x 22,20019,20006.05. 18:02
res6x86_​644 x 11,1008,75206.05. 18:04
res6saarch​644 x 101,60006.05. 18:05
res7arm​v7l0 x 1 x 11,0001206.05. 18:07
res7sarm​v7l0 x 1 x 11,0001212.01. 05:12
res8x86_​644 x 11,90015,05206.05. 18:08
res8sx86_​644 x 11,90015,05206.05. 18:09
rfs0x86_​6416 x 22,000128,00006.05. 18:11
rfs1aarch​644 x 11,50043206.05. 18:12
rfs2aarch​644 x 11,50043206.05. 18:12
rfs4arm​v7l1 x 180080006.05. 18:13
rfs4sarm​v7l1 x 180080006.05. 18:18
 

Valid XHTML 1.0 Transitional