You are here: Home / Projects / OSADL QA Farm Real-time / 
2024-05-06 - 11:58
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (x86 CPU strings, Intel names)

Box ↑ArchCoresMHzBogo​MIPSEffective
r0s0x86_​644 x 22,50040,00006.05. 01:10
r0s1x86_​644 x 22,30055,99206.05. 01:11
r0s1sx86_​644 x 23,30052,67206.05. 01:12
r0s2x86_​644 x 23,50055,86406.05. 01:14
r0s2sx86_​6410 x 13,70073,99006.05. 01:15
r0s3x86_​648 x 23,600115,20006.05. 01:17
r0s3sx86_​644 x 23,60067,20006.05. 01:21
r0s4x86_​648 x 23,600115,20006.05. 01:23
r0s4sx86_​648 x 23,600115,20006.05. 01:25
r0s5x86_​648 x 23,500115,20006.05. 01:26
r0s5sx86_​648 x 23,600115,20006.05. 01:27
r0s6x86_​648 x 23,600115,20006.05. 01:32
r0s6sx86_​6410 x 23,700147,98006.05. 01:35
r0s7x86_​648 x 23,600115,20006.05. 01:38
r0s7sx86_​642 x 23,70029,52806.05. 01:43
r0s8x86_​648 x 23,600115,20006.05. 01:45
r0s8sx86_​646 x 23,47083,38806.05. 01:47
r1s0x86_​644 x 13,10024,79606.05. 01:49
r1s1x86_​642 x 22,60021,69606.05. 01:50
r1s2x86_​644 x 12,30028,00006.05. 01:51
r1s2sx86_​644 x 12,30028,00006.05. 01:53
r1s3x86_​644 x 12,80022,42406.05. 01:55
r1s3sx86_​644 x 12,60020,88826.10. 13:42
r1s4arm​v7l2 x 11,2004806.05. 01:56
r1s4sarm​v7l2 x 14004806.05. 01:58
r1s5aarch​644 x 11,20079606.05. 01:59
r1s6x86_​642 x 22,13017,06406.05. 02:00
r1s6sx86_​642 x 21,66713,33206.05. 02:01
r1s7arm​v6l1 x 11,66753006.05. 02:03
r1s8i6861 x 21,6006,39806.05. 02:04
r1s8sx86_​644 x 11,90015,19606.05. 02:05
r2s0x86_​644 x 13,10024,80006.05. 02:06
r2s1arm​v5tejl1 x 120019906.05. 02:08
r2s2arm​v7l1 x 172049906.05. 02:09
r2s3arm​v7l0 x 1 x 162462406.05. 02:09
r2s3sarm​v7l0 x 1 x 16001,20006.05. 02:11
r2s4mips​641 x 180053124.12. 13:46
r2s5ppc1 x 13966627.03. 13:43
r2s6i6861 x 11,5002,99905.05. 14:10
r2s6saarch​644 x 11,3506405.05. 14:11
r2s7aarch​644 x 12,40043206.05. 02:18
r2s7saarch​644 x 11,50043206.05. 02:20
r2s8ppc1 x 14006606.05. 02:22
r3s0i6864 x 23,50055,99206.05. 02:23
r3s1i6864 x 12,40019,12706.05. 02:25
r3s2riscv641 x 11,00028406.05. 02:26
r3s2sriscv644 x 1028406.05. 02:28
r3s3x86_​646 x 23,33379,99206.05. 02:29
r3s4aarch​646 x 11,3009606.05. 02:32
r3s5i5861 x 113326506.05. 02:36
r3s5sppc2 x 11,20040006.05. 02:38
r3s6x86_​641 x 11,6603,33306.05. 02:39
r3s6sx86_​642 x 22,66721,33206.05. 02:41
r3s7i6861 x 15331,06606.05. 02:42
r3s8i6866 x 13,20038,52606.05. 02:43
r4s0x86_​642 x 22,30018,39606.05. 02:44
r4s1arm​v7l4 x 11,50079206.05. 02:46
r4s1sarm​v7l4 x 11,5001,08006.05. 02:47
r4s2arm​v7l1 x 180079606.05. 02:50
r4s2sarm​v7l1 x 180053006.05. 02:52
r4s3i5861 x 150099606.05. 02:57
r4s3si6861 x 11,4662,93206.05. 02:59
r4s4ppc4 x 11,20049806.05. 03:00
r4s5arm​v7l1 x 1500006.05. 03:03
r4s5saarch​644 x 11,60020027.03. 14:13
r4s6x86_​644 x 23,40054,25605.05. 14:55
r4s6sarm​v7l0 x 1 x 11,0006606.05. 03:05
r4s7i6864 x 11,83314,66406.05. 03:07
r4s7sx86_​642 x 11,8337,33206.05. 03:09
r4s8arm​v7l1 x 140039806.05. 03:11
r4s8sarm​v7l1 x 140039806.05. 03:12
r5s0x86_​642 x 22,20017,58206.05. 03:13
r5s1x86_​646 x 13,33340,09206.05. 03:14
r5s2x86_​644 x 12,70021,69906.05. 03:15
r5s2sx86_​644 x 24,00063,86312.04. 01:34
r5s3x86_​644 x 22,00031,87206.05. 03:17
r5s3sx86_​644 x 11,60012,74806.05. 03:19
r5s4x86_​642 x 22,53020,26406.05. 03:21
r5s4sx86_​642 x 22,53020,26406.05. 03:23
r5s5arm​v7l1 x 160059706.05. 03:26
r5s5sarm​v7l1 x 160060001.05. 15:04
r5s6ppc1 x 153313306.05. 03:29
r5s7arm​v7l1 x 15286406.05. 03:30
r5s7sarm​v7l1 x 15286406.05. 03:33
r6s0x86_​642 x 10 x 21,700136,18006.05. 03:35
r6s1x86_​642 x 12,0007,97806.05. 03:37
r6s2x86_​642 x 11,6679,57806.05. 03:40
r6s3x86_​644 x 22,20035,12006.05. 03:40
r6s4x86_​642 x 11,1004,37606.05. 03:42
r6s5i6861 x 11,5002,99206.05. 03:43
r6s6i6861 x 11,6003,19106.05. 03:46
r6s7i6862 x 12,3009,17611.01. 02:44
r6s8x86_​642 x 22,30018,35606.05. 03:47
r7s0x86_​642 x 22,30018,40006.05. 03:51
r7s1x86_​644 x 11,60012,84006.05. 03:52
r7s2sarm​v7l4 x 11,50072013.07. 02:16
r7s3arm​v6l1 x 1700506.05. 03:53
r7s3sarm​v7l4 x 11,40035606.05. 03:56
r7s4arm​v7l1 x 153634806.05. 03:59
r7s4sarm​v7l4 x 11,5001,08006.05. 04:01
r7s5i6861 x 11,3002,59306.05. 04:02
r7s6arm​v7l1 x 11,00039828.02. 14:10
r7s7x86_​644 x 11,60012,76706.05. 04:03
r7s7sx86_​642 x 22,30018,39606.05. 04:05
r7s8arm​v7l1 x 11,00099506.05. 04:07
r7s8sarm​v7l1 x 11,00029806.05. 04:09
r8s0x86_​642 x 22,30018,40006.05. 04:10
r8s1i5861 x 135070106.05. 04:12
r8s2x86_​642 x 22,10016,76006.05. 04:13
r8s2sx86_​642 x 22,10016,76006.05. 04:15
r8s3x86_​644 x 12,66721,28006.05. 04:17
r8s4x86_​644 x 21,60028,80006.05. 04:18
r8s4sx86_​644 x 21,60028,80006.05. 04:20
r8s5i6864 x 23,40054,40006.05. 04:21
r8s6arm​v7l1 x 150049806.05. 04:23
r8s7x86_​642 x 12,70010,77606.05. 04:24
r8s7sx86_​642 x 13,30013,19806.05. 04:25
r8s8x86_​642 x 11,3005,14406.05. 04:27
r9s0x86_​642 x 22,30018,40006.05. 04:29
r9s1x86_​642 x 12,0003,99206.05. 04:31
r9s1sarm​v7l1 x 101,25014.04. 18:03
r9s2x86_​644 x 11,60012,74806.05. 04:32
r9s2sx86_​644 x 11,60012,74830.08. 17:02
r9s3x86_​644 x 11,60012,74806.05. 04:34
r9s3sx86_​644 x 13,00024,00006.05. 04:35
r9s4i6861 x 21,0003,99006.05. 04:37
r9s4sx86_​642 x 11,3335,34706.05. 04:43
r9s5x86_​642 x 12,70010,77413.07. 03:15
r9s5sx86_​642 x 13,50013,99806.05. 04:45
r9s6x86_​642 x 23,00023,94406.05. 04:46
r9s7arm​v7l2 x 11,000006.05. 04:49
r9s8sarm​v7l1 x 180079606.05. 04:50
ras0x86_​642 x 22,30018,41606.05. 04:51
ras1i6861 x 11,4002,79906.05. 04:52
ras2x86_​642 x 11,0674,26606.05. 04:54
ras3aarch​648 x 12,0004,00006.05. 04:55
ras3sarm​v7l1 x 11,30084006.05. 04:56
ras4arm​v7l1 x 150039806.05. 04:57
ras4sarm​v7l1 x 160059707.02. 02:45
ras5arm​v7l2 x 11,0002406.05. 04:57
ras5sarm​v7l2 x 11,0002406.05. 04:59
ras6aarch​648 x 12,0003,20006.05. 05:00
ras6sarm​v7l1 x 11,0001,98706.05. 05:02
ras7ppc1 x 13966506.05. 05:04
ras8x86_​644 x 11,60014,40006.05. 05:05
ras8sx86_​644 x 11,60012,74806.05. 05:06
rbs0i6862 x 22,50017,60006.05. 05:08
rbs1x86_​644 x 12,00015,97206.05. 05:10
rbs2x86_​644 x 12,00015,97206.05. 05:11
rbs2sx86_​641 x 13,500007.09. 15:06
rbs3arm​v7l4 x 19962806.05. 05:12
rbs3sarm​v7l4 x 11,40035606.05. 05:13
rbs4x86_​644 x 11,2009,60006.05. 05:15
rbs4sx86_​644 x 11,60012,74806.05. 05:16
rbs5i6864 x 2049,53906.05. 05:17
rbs5saarch​644 x 11,6006406.05. 05:18
rbs6x86_​644 x 11,91515,32406.05. 05:19
rbs6sx86_​642 x 11,3335,33206.05. 05:21
rbs7arm​v7l4 x 19962806.05. 05:23
rbs7sarm​v7l4 x 19962406.05. 05:25
rbs8arm​v7l2 x 16662,65006.05. 05:26
rbs8sx86_​644 x 22,40038,70405.05. 17:12
rcs0x86_​648 x 22,40076,60006.05. 05:28
rcs1x86_​646 x 23,46783,37606.05. 05:30
rcs2x86_​642 x 12,80011,23206.05. 05:32
rcs3i6862 x 11,4005,58606.05. 05:33
rcs3sx86_​644 x 23,30052,69606.05. 05:35
rcs4x86_​642 x 11,1004,37606.05. 05:38
rcs4sx86_​644 x 11,1008,75206.05. 05:39
rcs5x86_​642 x 12,80011,19806.05. 05:41
rcs5sx86_​642 x 12,80011,19805.05. 07:26
rcs6x86_​644 x 23,50063,99206.05. 05:45
rcs7x86_​642 x 21,80014,39606.05. 05:47
rcs7sx86_​644 x 11,50011,98006.05. 05:48
rcs8x86_​6416 x 23,700217,15205.05. 17:36
rcs8sx86_​644 x 23,30052,79206.05. 05:55
rds0x86_​644 x 21,80031,99206.05. 05:56
rds1x86_​644 x 11,91015,32406.05. 05:57
rds2x86_​644 x 11,91015,32406.05. 05:59
rds3x86_​644 x 11,91015,32406.05. 06:01
rds4x86_​644 x 11,91015,32406.05. 06:02
rds5x86_​644 x 11,60012,74806.05. 06:03
rds6x86_​644 x 11,60012,74806.05. 06:05
rds7x86_​644 x 11,60012,74806.05. 06:06
rds8x86_​644 x 11,60012,74806.05. 06:07
res0x86_​644 x 21,80031,99206.05. 06:08
res1x86_​644 x 11,60014,40006.05. 06:10
res1sx86_​644 x 11,60014,40006.05. 06:11
res2x86_​644 x 11,60014,40006.05. 06:12
res3x86_​644 x 12,00015,97206.05. 06:13
res3saarch​640 x 1 x 11,0001,60006.05. 06:14
res4x86_​644 x 11,90015,05206.05. 06:15
res4sx86_​644 x 11,90015,05206.05. 06:17
res5x86_​642 x 22,20019,20006.05. 06:18
res5sx86_​642 x 22,20019,20006.05. 06:19
res6x86_​644 x 11,1008,75206.05. 06:21
res6saarch​644 x 101,60006.05. 06:22
res7arm​v7l0 x 1 x 11,0001206.05. 06:24
res7sarm​v7l0 x 1 x 11,0001212.01. 05:12
res8x86_​644 x 11,90015,05205.05. 17:57
res8sx86_​644 x 11,90015,05206.05. 06:26
rfs0x86_​6416 x 22,000128,00006.05. 06:27
rfs1aarch​644 x 11,50043206.05. 06:28
rfs2aarch​644 x 11,50043206.05. 06:28
rfs4arm​v7l1 x 180080006.05. 06:30
rfs4sarm​v7l1 x 180080006.05. 06:36
 

Valid XHTML 1.0 Transitional