You are here: Home / Projects / OSADL QA Farm Real-time / 
2025-07-17 - 06:41
OSADL Projects

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Number of cores/hyperthreads and bogoMIPS (x86 CPU strings, Intel names)

Box ↑ArchCoresMHzBogo​MIPSEffective
r0s0x86_​644 x 22,50040,00017.07. 01:10
r0s0sx86_​644 x 23,40054,39217.07. 01:10
r0s1x86_​644 x 22,30056,00017.07. 01:11
r0s1sx86_​644 x 23,30052,79217.07. 01:11
r0s2x86_​644 x 23,50055,86417.07. 01:11
r0s2sx86_​6410 x 13,70073,99017.07. 01:12
r0s3x86_​648 x 23,600115,20017.07. 01:13
r0s3sx86_​644 x 23,60067,20017.07. 01:15
r0s4x86_​648 x 23,600115,20017.07. 01:16
r0s4sx86_​648 x 23,600115,20017.07. 01:16
r0s5x86_​648 x 23,500115,20017.07. 01:17
r0s5sx86_​648 x 23,600115,20017.07. 01:17
r0s6x86_​648 x 23,600115,20028.02. 13:18
r0s6sx86_​6410 x 23,700147,98017.07. 01:19
r0s7x86_​648 x 23,600115,20017.07. 01:20
r0s7sx86_​642 x 23,70029,53223.05. 13:21
r0s8x86_​648 x 23,600115,20017.07. 01:21
r0s8sx86_​646 x 23,47083,37617.07. 01:22
r1s0x86_​644 x 13,10024,80017.07. 01:23
r1s1x86_​642 x 22,60021,69617.07. 01:24
r1s2x86_​644 x 12,30028,00017.07. 01:24
r1s2sx86_​644 x 12,30028,00017.07. 01:25
r1s3x86_​644 x 12,80022,42417.07. 01:26
r1s3sx86_​644 x 12,60020,88826.10. 13:42
r1s4arm​v7l2 x 11,2004817.07. 01:26
r1s4sarm​v7l2 x 14004817.07. 01:27
r1s5aarch​644 x 11,20079617.07. 01:27
r1s6x86_​642 x 22,13017,06417.07. 01:28
r1s6sx86_​642 x 21,66713,33217.07. 01:28
r1s7arm​v6l1 x 11,66753017.07. 01:29
r1s8i6861 x 21,6006,39817.07. 01:29
r1s8sx86_​644 x 11,90015,19617.07. 01:30
r2s0x86_​644 x 13,10024,80017.07. 01:31
r2s1arm​v5tejl1 x 120019917.07. 01:31
r2s2arm​v7l1 x 172049917.07. 01:32
r2s3arm​v7l0 x 1 x 162462417.07. 01:32
r2s3sarm​v7l0 x 2 x 16001,20017.07. 01:33
r2s4mips​641 x 180053124.12. 13:46
r2s5ppc1 x 13966617.07. 01:34
r2s5sarm​v7l4 x 11,20015217.07. 01:34
r2s6i6861 x 11,5002,99917.07. 01:35
r2s6saarch​644 x 11,3506417.07. 01:36
r2s7aarch​644 x 12,40043217.07. 01:36
r2s7saarch​644 x 11,50043217.07. 01:37
r2s8ppc1 x 14006617.07. 01:38
r3s0i6864 x 23,50055,99217.07. 01:38
r3s1i6864 x 12,40019,12717.07. 01:39
r3s2riscv641 x 11,00028417.07. 01:40
r3s2sriscv644 x 1028417.07. 01:41
r3s3x86_​646 x 23,33380,00417.07. 01:41
r3s3sx86_​644 x 13,40011,98017.07. 01:42
r3s4aarch​646 x 11,3009617.07. 01:43
r3s5i5861 x 113326517.07. 01:44
r3s5sppc2 x 11,20040017.07. 01:46
r3s6x86_​641 x 21,6606,66617.07. 01:47
r3s6sx86_​642 x 22,66721,33217.07. 01:48
r3s7i6861 x 15331,06617.07. 01:48
r3s8i6864 x 13,20027,36517.07. 01:50
r4s0x86_​642 x 22,30018,40017.07. 01:50
r4s1arm​v7l4 x 11,50079217.07. 01:51
r4s1sarm​v7l4 x 11,50086417.07. 01:51
r4s2arm​v7l1 x 180079617.07. 01:52
r4s2sarm​v7l1 x 180053017.07. 01:53
r4s3i5861 x 150099617.07. 01:55
r4s3si6861 x 11,4662,93228.07. 02:17
r4s4ppc4 x 11,20049817.07. 01:56
r4s5arm​v7l1 x 1500017.07. 02:00
r4s5saarch​644 x 11,60020017.07. 02:01
r4s6x86_​644 x 23,40054,25617.07. 02:01
r4s6sarm​v7l0 x 1 x 11,0006617.07. 02:02
r4s7i6864 x 11,83314,66417.07. 02:03
r4s7sx86_​642 x 11,8337,33217.07. 02:04
r4s8arm​v7l1 x 140039817.07. 02:05
r4s8sarm​v7l1 x 140039817.07. 02:05
r5s0x86_​642 x 22,20017,58217.07. 02:06
r5s1x86_​648 x 13,33353,44817.07. 02:06
r5s2x86_​644 x 12,70021,69917.07. 02:07
r5s2sx86_​644 x 24,00063,86312.04. 01:34
r5s3x86_​644 x 22,00031,87217.07. 02:07
r5s3sx86_​644 x 11,60012,74817.07. 02:08
r5s4x86_​642 x 22,53020,26417.07. 02:09
r5s4sx86_​642 x 22,53020,26816.07. 14:09
r5s5arm​v7l1 x 160059717.07. 02:10
r5s5sarm​v7l1 x 160060017.07. 02:13
r5s6ppc1 x 153313317.07. 02:16
r5s7arm​v7l1 x 15286417.07. 02:17
r5s7sarm​v7l1 x 15286417.07. 02:18
r5s8x86_​644 x 12,00015,97217.07. 02:20
r6s0x86_​642 x 10 x 21,700136,18017.07. 02:20
r6s1x86_​642 x 12,0007,97817.07. 02:21
r6s2x86_​642 x 11,6679,57817.07. 02:21
r6s3x86_​644 x 22,20035,12017.07. 02:22
r6s4x86_​642 x 11,1004,37617.07. 02:23
r6s5i6861 x 11,5001,49617.07. 02:45
r6s6i6861 x 11,6003,19217.07. 02:48
r6s7i6862 x 12,3009,17617.07. 02:49
r6s8x86_​642 x 22,30018,35617.07. 02:49
r7s0x86_​642 x 22,30018,40017.07. 02:50
r7s1x86_​644 x 11,60012,83917.07. 02:50
r7s2aarch​642 x 11,7009617.07. 02:51
r7s2sriscv644 x 1028417.07. 02:51
r7s3arm​v6l1 x 1700517.07. 02:53
r7s3sarm​v7l4 x 11,40035617.07. 02:54
r7s4arm​v7l1 x 153634817.07. 02:56
r7s4sarm​v7l4 x 11,5001,08017.07. 02:56
r7s5i6861 x 11,3002,59317.07. 02:57
r7s6arm​v7l1 x 11,00039828.02. 14:10
r7s7x86_​644 x 11,60012,76717.07. 02:57
r7s7sx86_​642 x 22,30018,39617.07. 02:58
r7s8arm​v7l1 x 11,00099517.07. 02:59
r7s8sarm​v7l1 x 11,00099617.07. 03:00
r8s0x86_​642 x 22,30018,40017.07. 03:00
r8s1i5861 x 135070117.07. 03:01
r8s3x86_​644 x 12,66721,28017.07. 03:02
r8s4x86_​644 x 21,60028,80017.07. 03:02
r8s4sx86_​644 x 21,60028,80017.07. 03:03
r8s5i6864 x 23,40054,40017.07. 03:04
r8s6arm​v7l1 x 150049817.07. 03:04
r8s6sx86_​644 x 13,30026,41617.07. 03:05
r8s7x86_​644 x 13,20025,49617.07. 03:06
r8s7sx86_​642 x 13,00011,98017.07. 03:06
r8s8x86_​642 x 11,3005,14417.07. 03:07
r9s0x86_​644 x 23,60057,60017.07. 03:07
r9s1x86_​642 x 12,0003,99217.07. 03:08
r9s1sarm​v7l1 x 101,25014.04. 18:03
r9s2x86_​644 x 11,60012,74817.07. 03:09
r9s2sx86_​644 x 11,60012,74830.08. 17:02
r9s3x86_​644 x 11,60012,74817.07. 03:10
r9s3sx86_​644 x 13,00024,00017.07. 03:10
r9s4i6861 x 21,0003,99017.07. 03:11
r9s4sx86_​642 x 11,3335,34717.07. 03:12
r9s5x86_​642 x 12,70010,77413.07. 03:15
r9s5sx86_​642 x 13,30013,19817.07. 03:13
r9s6x86_​642 x 23,00023,94417.07. 03:14
r9s7arm​v7l2 x 11,000017.07. 03:15
r9s8sarm​v7l1 x 180079617.07. 03:15
ras0x86_​642 x 22,30018,41817.07. 03:16
ras1i6861 x 11,4002,79917.07. 03:17
ras2x86_​642 x 11,0674,26617.07. 03:17
ras2sx86_​644 x 11,90015,05217.07. 03:18
ras3aarch​648 x 12,0004,00006.05. 03:01
ras3sarm​v7l1 x 11,30084017.07. 03:18
ras4arm​v7l1 x 150039808.05. 14:49
ras4sarm​v7l1 x 160059707.02. 02:45
ras5arm​v7l2 x 11,0002417.07. 03:19
ras5sarm​v7l2 x 11,0002417.07. 03:19
ras6aarch​648 x 12,0003,20017.07. 03:20
ras6sarm​v7l1 x 11,0001,98717.07. 03:21
ras7ppc1 x 13966517.07. 03:21
ras8x86_​644 x 11,60014,40017.07. 03:22
ras8sx86_​644 x 11,60012,74817.07. 03:23
rbs0i6862 x 22,50017,60017.07. 03:24
rbs1x86_​644 x 12,00015,97217.07. 03:24
rbs2x86_​644 x 12,00015,97217.07. 03:25
rbs2sx86_​641 x 13,500007.09. 15:06
rbs3arm​v7l4 x 19962417.07. 03:25
rbs3sarm​v7l4 x 11,40035617.07. 03:26
rbs4x86_​644 x 11,2009,60017.07. 03:27
rbs4sx86_​644 x 11,60012,74817.07. 03:27
rbs5i6864 x 2049,41517.07. 03:28
rbs5saarch​644 x 11,6006417.07. 03:29
rbs6x86_​644 x 11,91515,32417.07. 03:29
rbs6sx86_​642 x 11,3335,33229.08. 03:00
rbs7arm​v7l4 x 19961217.07. 03:31
rbs7sarm​v7l4 x 19962417.07. 03:32
rbs8arm​v7l2 x 16662,65017.07. 03:33
rbs8sx86_​644 x 22,40038,70417.07. 03:34
rcs0x86_​648 x 22,40076,60817.07. 03:36
rcs1x86_​646 x 23,46783,37617.07. 03:36
rcs2x86_​642 x 12,80011,23217.07. 03:37
rcs3i6862 x 11,4005,58617.07. 03:38
rcs3sx86_​644 x 13,30026,39617.07. 03:38
rcs4x86_​642 x 11,1004,37617.07. 03:39
rcs5x86_​642 x 12,80011,19817.07. 03:40
rcs5sx86_​642 x 12,80011,19817.07. 03:42
rcs6x86_​644 x 23,50063,99217.07. 03:42
rcs7x86_​642 x 21,80014,40017.07. 03:43
rcs7sx86_​644 x 11,50011,98017.07. 03:44
rcs8x86_​6416 x 23,700217,15217.07. 03:48
rcs8sx86_​644 x 23,30052,80017.07. 03:49
rds0x86_​644 x 21,80031,99217.07. 03:50
rds1x86_​644 x 11,60012,74817.07. 03:50
rds2x86_​644 x 11,60012,74817.07. 03:51
rds3x86_​644 x 11,60012,74817.07. 03:51
rds4x86_​644 x 11,60012,74817.07. 03:52
rds5x86_​644 x 11,60012,74817.07. 03:52
rds6x86_​644 x 11,60012,74817.07. 03:53
rds7x86_​644 x 11,60012,74817.07. 03:54
rds8x86_​644 x 11,60012,74817.07. 03:54
res0x86_​644 x 23,40054,39217.07. 03:55
res1x86_​644 x 11,60014,40017.07. 03:56
res1sx86_​644 x 11,60014,40017.07. 03:56
res2x86_​644 x 11,60014,40017.07. 03:57
res3x86_​644 x 12,00015,97217.07. 03:57
res3saarch​640 x 1 x 11,0001,60017.07. 03:58
res4x86_​644 x 11,90015,05217.07. 03:58
res4sx86_​644 x 11,90015,05217.07. 03:59
res5x86_​642 x 22,20019,20017.07. 04:00
res5sx86_​642 x 22,20019,20017.07. 04:01
res6x86_​644 x 11,1008,75217.07. 04:01
res6saarch​644 x 101,60017.07. 04:02
res7arm​v7l0 x 1 x 11,0001217.07. 04:02
res7sarm​v7l0 x 1 x 11,0001217.07. 04:03
res8x86_​644 x 11,90015,05217.07. 04:04
res8sx86_​644 x 11,90015,05217.07. 04:05
rfs0x86_​6416 x 22,000127,96817.07. 04:06
rfs1aarch​644 x 11,50043217.07. 04:06
rfs1saarch​644 x 11,50043217.07. 04:06
rfs2x86_​644 x 13,00023,99617.07. 04:07
rfs2sx86_​642 x 13,00011,99817.07. 04:07
rfs3x86_​644 x 11,60012,74817.07. 04:07
rfs3sx86_​644 x 11,60012,74817.07. 04:08
rfs4arm​v7l1 x 180080017.07. 04:08
rfs4sarm​v7l1 x 180080017.07. 04:10
rfs5aarch​644 x 11,2006417.07. 04:11
rfs5saarch​644 x 11,2006410.07. 16:03
rfs6arm​v7l1 x 16671,33217.07. 04:12
rfs6sarm​v7l1 x 16671,33217.07. 04:12
rfs7x86_​644 x 22,60041,60017.07. 04:13
rfs7sx86_​644 x 17006,44817.07. 04:14
rfs8arm​v7l1 x 11,00012004.03. 03:47
 

Valid XHTML 1.0 Transitional